target/i386: Add CPUID leaf 0xC000_0001 EDX definitions
Add new CPUID feature flags for various Zhaoxin PadLock extensions. These definitions will be used for Zhaoxin CPU models. Signed-off-by: EwanHai <ewanhai-oc@zhaoxin.com> Reviewed-by: Zhao Liu <zhao1.liu@intel.com> Link: https://lore.kernel.org/r/20250113074413.297793-3-ewanhai-oc@zhaoxin.com Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
This commit is contained in:
parent
5d20aa540b
commit
c0799e8b00
@ -1110,6 +1110,27 @@ uint64_t x86_cpu_get_supported_feature_word(X86CPU *cpu, FeatureWord w);
|
||||
/* CPUID[0x80000007].EDX flags: */
|
||||
#define CPUID_APM_INVTSC (1U << 8)
|
||||
|
||||
/* "rng" RNG present (xstore) */
|
||||
#define CPUID_C000_0001_EDX_XSTORE (1U << 2)
|
||||
/* "rng_en" RNG enabled */
|
||||
#define CPUID_C000_0001_EDX_XSTORE_EN (1U << 3)
|
||||
/* "ace" on-CPU crypto (xcrypt) */
|
||||
#define CPUID_C000_0001_EDX_XCRYPT (1U << 6)
|
||||
/* "ace_en" on-CPU crypto enabled */
|
||||
#define CPUID_C000_0001_EDX_XCRYPT_EN (1U << 7)
|
||||
/* Advanced Cryptography Engine v2 */
|
||||
#define CPUID_C000_0001_EDX_ACE2 (1U << 8)
|
||||
/* ACE v2 enabled */
|
||||
#define CPUID_C000_0001_EDX_ACE2_EN (1U << 9)
|
||||
/* PadLock Hash Engine */
|
||||
#define CPUID_C000_0001_EDX_PHE (1U << 10)
|
||||
/* PHE enabled */
|
||||
#define CPUID_C000_0001_EDX_PHE_EN (1U << 11)
|
||||
/* PadLock Montgomery Multiplier */
|
||||
#define CPUID_C000_0001_EDX_PMM (1U << 12)
|
||||
/* PMM enabled */
|
||||
#define CPUID_C000_0001_EDX_PMM_EN (1U << 13)
|
||||
|
||||
#define CPUID_VENDOR_SZ 12
|
||||
|
||||
#define CPUID_VENDOR_INTEL_1 0x756e6547 /* "Genu" */
|
||||
|
Loading…
x
Reference in New Issue
Block a user