Stefan Hajnoczi
f6b174ff96
target-arm queue:
* hw/arm/virt: fix PMU IRQ registration
* hw/arm/virt: Report correct register sizes in ACPI DBG2/SPCR tables
* hw/i386/intel_iommu: vtd_slpte_nonzero_rsvd(): assert no overflow
* util/filemonitor-inotify: qemu_file_monitor_watch(): assert no overflow
* mc146818rtc: rtc_set_time(): initialize tm to zeroes
* block/nvme: nvme_process_completion() fix bound for cid
* hw/core/loader: gunzip(): initialize z_stream
* io/channel-socket: qio_channel_socket_flush(): improve msg validation
* hw/arm/vexpress-a9: Remove useless mapping of RAM at address 0
* target/arm: Fix A64 LDRA immediate decode
-----BEGIN PGP SIGNATURE-----
iQJNBAABCAA3FiEE4aXFk81BneKOgxXPPCUl7RQ2DN4FAmVJBtUZHHBldGVyLm1h
eWRlbGxAbGluYXJvLm9yZwAKCRA8JSXtFDYM3qYTEACYqLV57JezgRFXzMEwKX3l
9IYbFje+lGemobdJOEHhRvXjCNb+5TwhEfQasri0FBzokw16S3WOOF7roGb6YOU1
od1SGiS2AbrmiazlBpamVO8z0WAEgbnXIoQa/3xKAGPJXszD2zK+06KnXS5xuCuD
nHojzIx7Gv4HEIs4huY39/YL2HMaxrqvXC8IAu51eqY+TPnETT+WI3HxlZ2OMIsn
1Jnn+FeZfA1bhKx4JsD9MyHM1ovbjOwYkHOlzjU6fmTFFPGKRy0nxnjMNCBcXHQ+
unemc/9BhEFup76tkX+JIlSBrPre5Mnh93DsGKSapwKPKq+fQhUDmzXY2r3OvQZX
ryxO4PJkCNTM1wZU6GeEDPWVfhgBKHUMv+tr9Mf9iBlyXRsmXLSEl7AFUUaFlgAL
dSMyiAaUlfvGa7Gtta9eFAJ/GeaiuJu2CYq6lvtRrNIHflLm3gVCef8gmwM5Eqxm
3PNzEoabKyQQfz69j9RCLpoutMBq1sg2IzxW8UjAFupugcIABjLf0Sl11qA0/B89
YX67B0ynQD9ajI2GS8ULid/tvEiJVgdZ2Ua3U3xpG54vKG1/54EUiCP8TtoIuoMy
bKg8AU9EIPN962PxoAwS+bSSdCu7/zBjVpg4T/zIzWRdgSjRsE21Swu5Ca934ng5
VpVUuiwtI/zvHgqaiORu+w==
=UbqJ
-----END PGP SIGNATURE-----
Merge tag 'pull-target-arm-20231106' of https://git.linaro.org/people/pmaydell/qemu-arm into staging
target-arm queue:
* hw/arm/virt: fix PMU IRQ registration
* hw/arm/virt: Report correct register sizes in ACPI DBG2/SPCR tables
* hw/i386/intel_iommu: vtd_slpte_nonzero_rsvd(): assert no overflow
* util/filemonitor-inotify: qemu_file_monitor_watch(): assert no overflow
* mc146818rtc: rtc_set_time(): initialize tm to zeroes
* block/nvme: nvme_process_completion() fix bound for cid
* hw/core/loader: gunzip(): initialize z_stream
* io/channel-socket: qio_channel_socket_flush(): improve msg validation
* hw/arm/vexpress-a9: Remove useless mapping of RAM at address 0
* target/arm: Fix A64 LDRA immediate decode
# -----BEGIN PGP SIGNATURE-----
#
# iQJNBAABCAA3FiEE4aXFk81BneKOgxXPPCUl7RQ2DN4FAmVJBtUZHHBldGVyLm1h
# eWRlbGxAbGluYXJvLm9yZwAKCRA8JSXtFDYM3qYTEACYqLV57JezgRFXzMEwKX3l
# 9IYbFje+lGemobdJOEHhRvXjCNb+5TwhEfQasri0FBzokw16S3WOOF7roGb6YOU1
# od1SGiS2AbrmiazlBpamVO8z0WAEgbnXIoQa/3xKAGPJXszD2zK+06KnXS5xuCuD
# nHojzIx7Gv4HEIs4huY39/YL2HMaxrqvXC8IAu51eqY+TPnETT+WI3HxlZ2OMIsn
# 1Jnn+FeZfA1bhKx4JsD9MyHM1ovbjOwYkHOlzjU6fmTFFPGKRy0nxnjMNCBcXHQ+
# unemc/9BhEFup76tkX+JIlSBrPre5Mnh93DsGKSapwKPKq+fQhUDmzXY2r3OvQZX
# ryxO4PJkCNTM1wZU6GeEDPWVfhgBKHUMv+tr9Mf9iBlyXRsmXLSEl7AFUUaFlgAL
# dSMyiAaUlfvGa7Gtta9eFAJ/GeaiuJu2CYq6lvtRrNIHflLm3gVCef8gmwM5Eqxm
# 3PNzEoabKyQQfz69j9RCLpoutMBq1sg2IzxW8UjAFupugcIABjLf0Sl11qA0/B89
# YX67B0ynQD9ajI2GS8ULid/tvEiJVgdZ2Ua3U3xpG54vKG1/54EUiCP8TtoIuoMy
# bKg8AU9EIPN962PxoAwS+bSSdCu7/zBjVpg4T/zIzWRdgSjRsE21Swu5Ca934ng5
# VpVUuiwtI/zvHgqaiORu+w==
# =UbqJ
# -----END PGP SIGNATURE-----
# gpg: Signature made Mon 06 Nov 2023 23:31:33 HKT
# gpg: using RSA key E1A5C593CD419DE28E8315CF3C2525ED14360CDE
# gpg: issuer "peter.maydell@linaro.org"
# gpg: Good signature from "Peter Maydell <peter.maydell@linaro.org>" [full]
# gpg: aka "Peter Maydell <pmaydell@gmail.com>" [full]
# gpg: aka "Peter Maydell <pmaydell@chiark.greenend.org.uk>" [full]
# gpg: aka "Peter Maydell <peter@archaic.org.uk>" [unknown]
# Primary key fingerprint: E1A5 C593 CD41 9DE2 8E83 15CF 3C25 25ED 1436 0CDE
* tag 'pull-target-arm-20231106' of https://git.linaro.org/people/pmaydell/qemu-arm:
target/arm: Fix A64 LDRA immediate decode
hw/arm/vexpress-a9: Remove useless mapping of RAM at address 0
io/channel-socket: qio_channel_socket_flush(): improve msg validation
hw/core/loader: gunzip(): initialize z_stream
block/nvme: nvme_process_completion() fix bound for cid
mc146818rtc: rtc_set_time(): initialize tm to zeroes
util/filemonitor-inotify: qemu_file_monitor_watch(): assert no overflow
hw/i386/intel_iommu: vtd_slpte_nonzero_rsvd(): assert no overflow
tests/qtest/bios-tables-test: Update virt SPCR and DBG2 golden references
hw/arm/virt: Report correct register sizes in ACPI DBG2/SPCR tables.
tests/qtest/bios-tables-test: Allow changes to virt SPCR and DBG2
hw/arm/virt: fix PMU IRQ registration
Signed-off-by: Stefan Hajnoczi <stefanha@redhat.com>
2023-11-07 09:42:07 +08:00
..
2023-05-30 17:37:26 +02:00
2023-05-30 17:37:26 +02:00
2023-05-10 14:15:13 +02:00
2023-05-30 17:37:26 +02:00
2017-02-21 11:14:07 +00:00
2023-05-30 17:37:26 +02:00
2022-03-07 13:16:49 +00:00
2020-11-15 17:04:40 +01:00
2022-11-21 11:58:10 +01:00
2023-03-20 12:43:50 +01:00
2020-10-23 13:42:16 +01:00
2020-10-23 13:42:16 +01:00
2020-11-15 17:04:40 +01:00
2023-05-23 16:51:13 -07:00
2023-06-13 11:28:58 +02:00
2022-05-03 15:18:14 +04:00
2023-10-04 09:52:06 -04:00
2023-10-04 09:52:06 -04:00
2023-05-18 08:53:52 +02:00
2023-09-19 13:20:54 -04:00
2023-09-15 13:57:00 +00:00
2023-08-31 19:47:43 +02:00
2023-05-23 15:20:15 +08:00
2021-01-24 20:10:54 +01:00
2023-10-19 23:13:27 +02:00
2020-01-06 18:41:32 +04:00
2023-10-31 15:41:42 +01:00
2020-07-13 14:36:10 +01:00
2023-03-20 12:43:50 +01:00
2023-01-11 10:44:34 +01:00
2023-04-06 12:38:42 -04:00
2022-05-03 15:17:56 +04:00
2022-04-06 14:31:55 +02:00
2023-05-30 17:37:26 +02:00
2023-08-30 07:39:59 -04:00
2023-05-30 17:37:26 +02:00
2021-02-07 20:38:20 +00:00
2023-11-06 15:00:27 +00:00
2020-11-15 17:04:40 +01:00
2020-06-26 06:45:29 -04:00
2023-10-06 13:27:48 +02:00
2023-02-17 14:34:24 +01:00
2022-04-06 14:31:43 +02:00
2022-06-20 08:38:58 -03:00
2021-03-09 21:47:45 +01:00
2023-02-04 06:19:42 -10:00
2023-08-09 09:26:32 -07:00
2023-09-07 20:32:11 -05:00
2022-09-02 10:22:39 +08:00
2022-04-21 17:03:51 +04:00
2020-09-23 16:07:44 +01:00
2023-10-07 19:02:33 +02:00
2023-08-31 19:47:43 +02:00
2022-03-07 13:16:49 +00:00
2019-09-11 08:46:17 +02:00
2023-11-03 09:20:31 +01:00
2023-04-24 11:29:00 +02:00
2022-11-06 09:48:50 +01:00
2019-09-24 12:18:47 +01:00
2020-12-10 17:16:44 +01:00
2023-01-09 13:50:47 +01:00
2023-09-15 05:26:50 -07:00
2023-10-03 15:05:20 +04:00
2019-06-24 22:19:30 +02:00
2023-08-31 19:47:43 +02:00
2021-06-25 14:24:24 +03:00
2022-06-29 10:56:12 +03:00
2023-02-23 13:56:14 +01:00
2023-05-30 17:37:26 +02:00
2023-06-06 09:42:14 +02:00
2023-01-19 10:18:28 +01:00
2023-10-17 15:20:53 +02:00
2021-10-15 16:11:22 +02:00
2020-10-09 07:08:19 +02:00
2022-04-06 14:31:43 +02:00
2023-08-31 19:47:43 +02:00
2018-12-20 10:29:08 +01:00
2023-03-07 12:38:40 +01:00
2023-03-07 12:38:40 +01:00
2021-01-18 10:05:06 +00:00
2022-06-21 09:24:34 -07:00
2023-02-02 11:48:20 +00:00
2023-06-01 11:05:05 -04:00
2023-03-28 15:23:10 -07:00
2023-11-03 09:20:31 +01:00
2023-08-31 19:47:43 +02:00
2023-02-04 07:56:54 +01:00
2023-11-03 09:20:31 +01:00
2023-09-01 13:34:03 -07:00
2023-04-27 16:39:43 +02:00
2018-04-05 14:37:38 +02:00
2023-05-03 14:00:08 -05:00
2022-12-14 16:19:35 +01:00
2023-10-31 15:42:14 +01:00
2023-08-29 10:49:24 +02:00
2016-05-18 15:04:27 +03:00
2023-06-27 17:08:56 +02:00
2020-08-21 06:18:24 -04:00
2021-11-16 09:43:44 +01:00
2018-08-24 20:26:37 +02:00
2023-02-27 09:15:39 +01:00
2023-02-11 16:51:09 +01:00
2023-11-03 09:20:31 +01:00
2023-05-24 09:21:22 +02:00
2023-09-29 10:07:16 +02:00
2021-04-01 15:27:44 +04:00