Peter Maydell 5b7d63706e hw/intc/armv7m_nvic: Correct handling of CCR.BFHFNMIGN
The CCR is a register most of whose bits are banked between security
states but where BFHFNMIGN is not, and we keep it in the non-secure
entry of the v7m.ccr[] array.  The logic which tries to handle this
bit fails to implement the "RAZ/WI from Nonsecure if AIRCR.BFHFNMINS
is zero" requirement; correct the omission.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20201210201433.26262-2-peter.maydell@linaro.org
2021-01-08 15:13:38 +00:00
..
2020-08-21 06:30:32 -04:00
2020-12-10 12:15:18 -05:00
2020-12-10 12:15:18 -05:00
2021-01-01 22:57:15 +00:00
2020-12-10 12:15:07 -05:00
2021-01-06 15:55:29 +00:00
2020-12-10 12:15:18 -05:00
2020-12-10 12:15:08 -05:00
2021-01-01 22:57:15 +00:00
2020-08-21 06:30:25 -04:00
2021-01-01 22:57:15 +00:00
2021-01-01 22:57:15 +00:00
2021-01-06 11:24:11 +00:00
2020-08-27 14:04:55 -04:00
2021-01-06 11:24:11 +00:00
2021-01-01 22:57:15 +00:00
2021-01-01 22:57:15 +00:00
2020-12-10 12:15:06 -05:00
2021-01-01 22:57:15 +00:00
2021-01-01 22:57:15 +00:00
2020-08-21 06:30:25 -04:00
2020-12-10 12:15:08 -05:00
2020-12-10 12:15:18 -05:00
2020-08-21 06:30:33 -04:00
2021-01-01 22:57:15 +00:00
2021-01-01 22:57:15 +00:00
2020-08-21 06:30:33 -04:00
2020-08-21 06:30:33 -04:00