Bin Meng 73f6ed97ac target/riscv: cpu: Set reset vector based on the configured property value
Now that we have the newly introduced 'resetvec' property in the
RISC-V CPU and HART, instead of hard-coding the reset vector addr
in the CPU's instance_init(), move that to riscv_cpu_realize()
based on the configured property value from the RISC-V machines.

Signed-off-by: Bin Meng <bin.meng@windriver.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-Id: <1598924352-89526-4-git-send-email-bmeng.cn@gmail.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
2020-09-09 15:54:18 -07:00
..
2020-08-21 06:30:35 -04:00
2020-08-21 06:30:35 -04:00
2020-08-21 06:30:35 -04:00
2020-08-21 06:30:35 -04:00
2020-08-21 06:30:35 -04:00
2020-08-21 06:30:35 -04:00
2020-08-21 06:30:35 -04:00
2020-08-21 06:30:35 -04:00
2020-09-01 08:34:08 +02:00
2020-09-02 07:29:25 -04:00
2020-09-01 08:38:41 +02:00
2020-08-21 06:30:35 -04:00
2020-08-21 06:30:35 -04:00
2020-08-21 06:30:35 -04:00
2020-08-21 06:30:35 -04:00
2020-08-21 12:56:45 -07:00
2020-08-21 06:30:35 -04:00