Peter Maydell
a4716fd8d7
Second RISC-V PR for QEMU 6.1
- Update the PLIC and CLINT DT bindings
- Improve documentation for RISC-V machines
- Support direct kernel boot for microchip_pfsoc
- Fix WFI exception behaviour
- Improve CSR printing
- Initial support for the experimental Bit Manip extension
-----BEGIN PGP SIGNATURE-----
iQEzBAABCAAdFiEE9sSsRtSTSGjTuM6PIeENKd+XcFQFAmC+uasACgkQIeENKd+X
cFTUFwf/TqBBNl8oWFBMTeV+Puwy5s8l9LZpBzWq6W0Wd3y/RyetutMI0v2ir3lC
ezGMLEmGSvYVugDzb2tdZI1DOx/ka8d3mzyU7+Jf8/LA9LCBp0Uj0kVKOw5wL8+V
LoTT6/v0ymEr7Achp4LSpxY//A4BxcCfFRxH83BdUHeybl37UvUpXkaAraGUjfVR
afoB4KQk/IrhT4KtCXnSqr3T/Q9vVHnXhkKOFiR6db3RqWtyq9VDI/lwx/X1Vg+V
iaP/a5IGhfGJP+IHPyEINrp6LPJv8qBl1j0PXhbo2NbIJtZr7lJdB/hmfKOjcHag
r5RtzGVa+JODY4JTTYa1UlXiLVsVHw==
=Dhie
-----END PGP SIGNATURE-----
Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20210608-1' into staging
Second RISC-V PR for QEMU 6.1
- Update the PLIC and CLINT DT bindings
- Improve documentation for RISC-V machines
- Support direct kernel boot for microchip_pfsoc
- Fix WFI exception behaviour
- Improve CSR printing
- Initial support for the experimental Bit Manip extension
# gpg: Signature made Tue 08 Jun 2021 01:28:27 BST
# gpg: using RSA key F6C4AC46D4934868D3B8CE8F21E10D29DF977054
# gpg: Good signature from "Alistair Francis <alistair@alistair23.me>" [full]
# Primary key fingerprint: F6C4 AC46 D493 4868 D3B8 CE8F 21E1 0D29 DF97 7054
* remotes/alistair/tags/pull-riscv-to-apply-20210608-1: (32 commits)
target/riscv: rvb: add b-ext version cpu option
target/riscv: rvb: support and turn on B-extension from command line
target/riscv: rvb: add/shift with prefix zero-extend
target/riscv: rvb: address calculation
target/riscv: rvb: generalized or-combine
target/riscv: rvb: generalized reverse
target/riscv: rvb: rotate (left/right)
target/riscv: rvb: shift ones
target/riscv: rvb: single-bit instructions
target/riscv: add gen_shifti() and gen_shiftiw() helper functions
target/riscv: rvb: sign-extend instructions
target/riscv: rvb: min/max instructions
target/riscv: rvb: pack two words into one register
target/riscv: rvb: logic-with-negate
target/riscv: rvb: count bits set
target/riscv: rvb: count leading/trailing zeros
target/riscv: reformat @sh format encoding for B-extension
target/riscv: Pass the same value to oprsz and maxsz.
target/riscv/pmp: Add assert for ePMP operations
target/riscv: Dump CSR mscratch/sscratch/satp
...
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2021-06-08 13:54:23 +01:00
..
2021-06-02 06:51:09 +02:00
2021-06-02 06:51:09 +02:00
2021-06-02 06:51:09 +02:00
2021-06-02 06:51:09 +02:00
2021-06-03 16:43:25 +01:00
2021-06-02 06:51:09 +02:00
2021-05-13 19:11:42 +02:00
2021-06-02 06:51:09 +02:00
2021-06-02 06:51:09 +02:00
2021-06-03 18:10:31 +10:00
2021-04-09 16:05:16 -04:00
2021-05-02 17:24:51 +02:00
2021-06-05 21:21:56 +02:00
2021-06-02 06:51:09 +02:00
2021-06-05 21:10:42 +02:00
2021-06-02 06:51:09 +02:00
2020-12-18 15:20:17 -05:00
2021-06-02 06:51:09 +02:00
2021-06-05 21:10:42 +02:00
2021-06-02 06:51:09 +02:00
2021-06-02 06:51:09 +02:00
2021-06-05 21:10:42 +02:00
2020-09-18 14:12:32 -04:00
2021-05-02 17:24:50 +02:00
2021-06-02 06:51:09 +02:00
2021-05-02 17:24:51 +02:00
2021-06-02 06:51:09 +02:00
2021-05-02 17:24:50 +02:00
2021-05-26 15:33:59 -07:00
2021-06-03 16:43:25 +01:00
2021-06-04 13:38:49 +01:00
2021-05-02 17:24:51 +02:00
2021-05-02 17:24:50 +02:00
2021-05-17 09:19:00 +02:00
2021-06-02 06:51:09 +02:00
2021-05-02 17:24:51 +02:00
2021-06-02 06:51:09 +02:00
2021-01-17 06:42:54 -05:00
2021-06-02 06:51:09 +02:00
2021-05-02 17:24:50 +02:00
2021-06-03 18:10:31 +10:00
2021-06-02 06:51:09 +02:00
2021-05-21 15:43:57 +01:00
2021-06-08 09:59:42 +10:00
2021-06-02 06:51:09 +02:00
2021-05-03 10:07:41 +02:00
2021-06-02 06:51:09 +02:00
2021-06-02 06:51:09 +02:00
2021-06-02 06:51:09 +02:00
2021-05-02 17:24:51 +02:00
2021-05-14 10:26:18 -04:00
2021-06-02 06:51:09 +02:00
2021-06-02 06:51:09 +02:00
2021-05-05 13:52:00 +01:00
2021-06-02 06:51:09 +02:00
2021-06-02 06:51:09 +02:00
2021-05-18 09:36:21 +01:00
2021-06-02 06:51:09 +02:00
2021-06-02 06:51:09 +02:00
2021-06-05 21:33:46 +02:00
2021-06-02 06:51:09 +02:00
2021-06-02 06:51:09 +02:00
2020-08-21 06:30:33 -04:00
2021-05-02 17:24:51 +02:00
2021-05-17 09:19:00 +02:00
2021-05-17 09:19:00 +02:00