Paul Burton
2e2a1b4648
hw/mips_gic: Update pin state on mask changes
...
If the GIC interrupt mask is changed by a write to the smask (set mask)
or rmask (reset mask) registers, we need to re-evaluate the state of the
pins/IRQs fed to the CPU. Without doing so we risk leaving a pin high
despite the interrupt that led to that state being masked, or losing
interrupts if an already pending interrupt is unmasked.
Signed-off-by: Paul Burton <paul.burton@imgtec.com>
Reviewed-by: Leon Alrae <leon.alrae@imgtec.com>
Signed-off-by: Yongbok Kim <yongbok.kim@imgtec.com>
2017-02-21 22:24:58 +00:00
..
2016-05-19 16:42:29 +02:00
2017-02-16 14:06:55 +01:00
2016-10-17 15:44:49 -02:00
2017-01-20 11:15:09 +00:00
2017-01-24 18:00:30 +00:00
2016-11-07 10:00:24 +00:00
2016-05-19 16:42:29 +02:00
2017-01-20 11:15:09 +00:00
2017-01-27 15:29:08 +00:00
2016-06-20 11:35:15 +01:00
2016-10-04 13:28:08 +01:00
2017-01-24 18:00:30 +00:00
2017-01-24 18:00:30 +00:00
2016-07-19 17:56:27 +01:00
2016-12-27 14:59:25 +00:00
2017-01-27 15:29:08 +00:00
2016-06-07 18:19:23 +03:00
2016-05-19 16:42:29 +02:00
2016-05-19 16:42:29 +02:00
2016-05-12 13:22:24 +01:00
2016-05-12 13:22:24 +01:00
2017-02-13 17:27:13 +00:00
2016-07-12 16:20:46 +02:00
2017-01-20 11:15:09 +00:00
2016-05-12 13:22:25 +01:00
2016-01-29 15:07:24 +00:00
2016-10-04 10:00:26 +02:00
2016-10-04 10:00:25 +02:00
2016-05-19 16:42:29 +02:00
2016-10-04 10:00:25 +02:00
2017-01-16 17:52:35 +01:00
2017-02-16 14:06:55 +01:00
2016-10-04 10:00:25 +02:00
2017-01-24 13:10:35 -08:00
2017-02-21 22:24:58 +00:00
2017-01-24 13:10:35 -08:00
2016-05-12 13:22:25 +01:00
2016-05-19 16:42:29 +02:00
2016-05-19 16:42:29 +02:00
2016-05-19 16:42:29 +02:00
2016-01-29 15:07:22 +00:00
2016-03-22 22:20:15 +01:00
2017-01-26 10:33:48 +01:00
2016-06-14 13:34:50 +02:00
2016-03-22 22:20:17 +01:00
2016-10-04 10:00:25 +02:00
2017-01-31 17:12:15 +00:00
2015-09-24 01:29:36 +01:00
2016-10-28 09:36:58 +11:00
2016-10-28 09:38:26 +11:00
2016-10-28 09:36:58 +11:00
2016-01-29 15:07:24 +00:00