Peter Maydell 3d2bb5cc81 Merge remote-tracking branch 'remotes/rth/tcg-next' into staging
* remotes/rth/tcg-next:
  tcg/i386: Use SHLX/SHRX/SARX instructions
  tcg/i386: Use ANDN instruction
  tcg/i386: Add tcg_out_vex_modrm
  tcg/i386: Move TCG_CT_CONST_* to tcg-target.c
  disas/i386: Disassemble ANDN/SHLX/SHRX/SHAX
  tcg/optimize: Add more identity simplifications
  tcg/optimize: Optmize ANDC X,Y,Y to MOV X,0
  tcg/optimize: Simply some logical ops to NOT
  tcg/optimize: Handle known-zeros masks for ANDC
  tcg/optimize: add known-zero bits compute for load ops
  tcg/optimize: improve known-zero bits for 32-bit ops
  tcg/optimize: fix known-zero bits optimization
  tcg/optimize: fix known-zero bits for right shift ops
  tcg-arm: The shift count of op_rotl_i32 is in args[2] not args[1].
  TCG: Fix 32-bit host allocation typo

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2014-02-20 15:02:07 +00:00
2013-04-18 13:50:53 +02:00
2013-07-09 13:38:56 -05:00
2013-08-07 12:48:00 -05:00
2014-02-14 21:12:05 +01:00
2014-02-07 16:42:13 +00:00
2012-09-07 09:02:44 +03:00
2014-02-15 16:10:25 +04:00
2013-10-11 09:34:56 -07:00
2013-09-05 09:40:31 -05:00
2014-01-08 19:07:20 +00:00
2013-10-11 09:34:56 -07:00
2008-10-12 17:54:42 +00:00
2014-02-11 22:56:37 +10:00
2014-02-11 22:56:37 +10:00
2013-11-04 15:39:41 +02:00
2013-07-23 02:41:31 +02:00
2014-02-17 11:57:23 -05:00
2013-02-21 16:17:31 -06:00
2013-08-12 09:15:12 -05:00
2014-02-09 09:12:38 +01:00
2013-09-03 12:25:55 +02:00
2014-01-24 17:40:03 +01:00
2014-02-01 13:46:06 +04:00
2013-12-04 15:19:00 +01:00
2013-12-04 15:19:00 +01:00
2013-07-19 12:52:03 +04:00
2013-10-11 09:34:56 -07:00
2013-09-25 21:23:05 +02:00
2014-02-17 11:57:23 -05:00
2013-11-27 14:02:45 -08:00
2013-10-11 09:34:56 -07:00
2013-04-08 18:13:10 +02:00

Read the documentation in qemu-doc.html or on http://wiki.qemu-project.org

- QEMU team
Description
No description provided
Readme 431 MiB
Languages
C 82.9%
C++ 6.4%
Python 3.2%
Dylan 2.9%
Shell 1.6%
Other 2.8%