Hervé Poussineau
30a3e70167
rtl8139: correctly handle PHY reset
...
According to datasheet:
"[Bit 15 of Basic Mode Control Register] sets the status and control registers
of the PHY (register 0062-0074) in a default state. This bit is self-clearing.
1 = software reset; 0 = normal operation."
This fixes the netcard detection failure in Minoca OS.
Signed-off-by: Hervé Poussineau <hpoussin@reactos.org>
Signed-off-by: Jason Wang <jasowang@redhat.com>
2017-01-06 10:38:05 +08:00
..
2017-01-03 17:28:44 +01:00
2016-11-15 17:20:37 +02:00
2016-10-04 13:28:07 +01:00
2016-12-20 21:52:12 +01:00
2016-12-27 14:59:29 +00:00
2016-11-28 16:45:12 +01:00
2017-01-03 16:38:49 +00:00
2016-10-24 15:46:10 +02:00
2016-12-27 14:59:23 +00:00
2016-11-30 04:22:18 +02:00
2016-06-17 16:33:48 +10:00
2016-07-12 16:20:46 +02:00
2017-01-03 15:47:21 +01:00
2016-10-17 19:22:17 +01:00
2016-10-28 15:51:27 +01:00
2016-12-27 14:59:29 +00:00
2016-12-22 16:00:56 +01:00
2016-11-14 11:15:54 -05:00
2016-11-10 15:29:58 +00:00
2016-12-27 14:59:25 +00:00
2016-05-18 15:04:27 +03:00
2016-11-18 17:50:09 +02:00
2016-10-24 15:27:20 +02:00
2016-11-30 04:20:57 +02:00
2016-10-08 11:25:29 +03:00
2016-11-01 19:21:09 +02:00
2016-10-28 18:17:24 +03:00
2016-10-28 18:17:24 +03:00
2016-12-27 14:59:28 +00:00
2016-03-22 22:20:17 +01:00
2017-01-06 10:38:05 +08:00
2016-11-16 12:09:58 -02:00
2016-03-22 22:20:17 +01:00
2016-08-12 10:36:01 +01:00
2016-10-28 18:17:24 +03:00
2016-11-23 12:00:48 +11:00
2016-01-29 15:07:25 +00:00
2016-12-20 21:52:12 +01:00
2016-11-15 17:20:36 +02:00
2017-01-03 16:38:49 +00:00
2016-09-22 18:13:08 +01:00
2016-12-20 21:52:12 +01:00
2016-09-29 11:43:22 +08:00
2016-11-16 12:09:58 -02:00
2016-11-16 12:09:58 -02:00
2016-12-27 14:59:28 +00:00
2016-12-27 14:59:29 +00:00
2016-10-28 18:17:24 +03:00
2016-09-15 15:32:22 +03:00
2016-10-28 18:17:24 +03:00
2016-11-22 10:29:41 -08:00
2016-10-31 09:53:04 -06:00
2017-01-03 16:38:50 +00:00
2016-12-22 16:00:23 +01:00
2016-11-22 10:29:39 -08:00
2016-09-29 11:43:17 +08:00
2016-10-24 15:27:20 +02:00
2016-10-04 13:28:07 +01:00