Cédric Le Goater
2ecf17264d
hw/misc: Add a basic Aspeed LPC controller model
...
This is a very minimal framework to access registers which are used to
configure the AHB memory mapping of the flash chips on the LPC HC
Firmware address space.
Signed-off-by: Cédric Le Goater <clg@kaod.org>
Signed-off-by: Andrew Jeffery <andrew@aj.id.au>
Message-Id: <20210302014317.915120-5-andrew@aj.id.au>
Signed-off-by: Cédric Le Goater <clg@kaod.org>
2021-03-09 12:01:28 +01:00
..
2020-11-10 08:51:30 +01:00
2021-03-09 12:01:28 +01:00
2020-11-23 11:10:04 +00:00
2021-03-04 09:43:29 -05:00
2021-02-25 14:14:33 +01:00
2021-01-29 17:07:53 +00:00
2021-02-25 14:14:33 +01:00
2020-10-17 13:59:40 +02:00
2021-02-25 14:14:33 +01:00
2021-03-06 11:42:57 +01:00
2020-09-16 10:52:34 +02:00
2020-11-20 13:19:08 +01:00
2020-11-20 13:19:08 +01:00
2021-02-09 20:53:56 +00:00
2020-03-06 11:06:55 +00:00
2020-03-06 10:05:12 +00:00
2020-03-06 11:06:55 +00:00
2020-03-06 11:06:55 +00:00
2020-03-06 10:05:12 +00:00
2020-03-06 10:05:12 +00:00
2020-03-06 10:05:12 +00:00
2020-11-20 13:19:08 +01:00
2021-02-09 20:53:56 +00:00
2020-11-20 13:19:08 +01:00
2020-03-06 11:06:55 +00:00
2020-03-06 10:05:12 +00:00
2020-11-23 11:10:04 +00:00
2020-03-06 10:04:58 +00:00
2020-12-18 12:35:55 +01:00
2020-03-06 10:05:12 +00:00
2020-03-06 11:06:55 +00:00
2020-03-06 10:05:12 +00:00
2021-02-05 08:52:59 -05:00
2020-03-06 10:05:12 +00:00
2021-01-08 15:13:39 +00:00
2021-02-25 14:14:33 +01:00
2020-07-06 17:01:11 +02:00
2020-11-23 11:10:04 +00:00
2020-03-06 10:05:12 +00:00
2021-01-04 23:36:03 +01:00
2020-03-06 10:05:18 +00:00
2021-03-04 09:43:29 -05:00
2020-06-22 18:37:12 +02:00
2020-08-27 12:37:03 +02:00
2020-03-06 10:05:18 +00:00
2020-03-06 10:05:18 +00:00
2020-03-06 10:05:12 +00:00
2021-03-04 09:43:29 -05:00
2021-01-29 17:07:53 +00:00
2020-11-20 13:19:08 +01:00
2020-11-23 11:07:41 +00:00
2020-11-23 11:07:41 +00:00
2021-02-25 14:14:33 +01:00