Stefan Hajnoczi
4a9c04672a
Cache CPUClass for use in hot code paths.
Add CPUTLBEntryFull, probe_access_full, tlb_set_page_full.
Add generic support for TARGET_TB_PCREL.
tcg/ppc: Optimize 26-bit jumps using STQ for POWER 2.07
target/sh4: Fix TB_FLAG_UNALIGN
-----BEGIN PGP SIGNATURE-----
iQFRBAABCgA7FiEEekgeeIaLTbaoWgXAZN846K9+IV8FAmM8jXEdHHJpY2hhcmQu
aGVuZGVyc29uQGxpbmFyby5vcmcACgkQZN846K9+IV/oEggArAHK8FtydfQ4ZwnF
SjXfpdP50OC0SZn3uBN93FZOrxz9UYG9t1oDHs39J/+b/u2nwJYch//EH2k+NtOW
hc3iIgS9bWgs/UWZESkViKQccw7gpYlc21Br38WWwFNEFyecX0p+e9pJgld5rSv1
mRGvCs5J2svH2tcXl/Sb/JWgcumOJoG7qy2aLyJGolR6UOfwcfFMzQXzq8qjpRKH
Jh84qusE/rLbzBsdN6snJY4+dyvUo03lT5IJ4d+FQg2tUip+Qqt7pnMbsqq6qF6H
R6fWU1JTbsh7GxXJwQJ83jLBnUsi8cy6FKrZ3jyiBq76+DIpR0PqoEe+PN/weInU
TN0z4g==
=RfXJ
-----END PGP SIGNATURE-----
Merge tag 'pull-tcg-20221004' of https://gitlab.com/rth7680/qemu into staging
Cache CPUClass for use in hot code paths.
Add CPUTLBEntryFull, probe_access_full, tlb_set_page_full.
Add generic support for TARGET_TB_PCREL.
tcg/ppc: Optimize 26-bit jumps using STQ for POWER 2.07
target/sh4: Fix TB_FLAG_UNALIGN
# -----BEGIN PGP SIGNATURE-----
#
# iQFRBAABCgA7FiEEekgeeIaLTbaoWgXAZN846K9+IV8FAmM8jXEdHHJpY2hhcmQu
# aGVuZGVyc29uQGxpbmFyby5vcmcACgkQZN846K9+IV/oEggArAHK8FtydfQ4ZwnF
# SjXfpdP50OC0SZn3uBN93FZOrxz9UYG9t1oDHs39J/+b/u2nwJYch//EH2k+NtOW
# hc3iIgS9bWgs/UWZESkViKQccw7gpYlc21Br38WWwFNEFyecX0p+e9pJgld5rSv1
# mRGvCs5J2svH2tcXl/Sb/JWgcumOJoG7qy2aLyJGolR6UOfwcfFMzQXzq8qjpRKH
# Jh84qusE/rLbzBsdN6snJY4+dyvUo03lT5IJ4d+FQg2tUip+Qqt7pnMbsqq6qF6H
# R6fWU1JTbsh7GxXJwQJ83jLBnUsi8cy6FKrZ3jyiBq76+DIpR0PqoEe+PN/weInU
# TN0z4g==
# =RfXJ
# -----END PGP SIGNATURE-----
# gpg: Signature made Tue 04 Oct 2022 15:45:53 EDT
# gpg: using RSA key 7A481E78868B4DB6A85A05C064DF38E8AF7E215F
# gpg: issuer "richard.henderson@linaro.org"
# gpg: Good signature from "Richard Henderson <richard.henderson@linaro.org>" [full]
# Primary key fingerprint: 7A48 1E78 868B 4DB6 A85A 05C0 64DF 38E8 AF7E 215F
* tag 'pull-tcg-20221004' of https://gitlab.com/rth7680/qemu:
target/sh4: Fix TB_FLAG_UNALIGN
tcg/ppc: Optimize 26-bit jumps
accel/tcg: Introduce TARGET_TB_PCREL
accel/tcg: Introduce tb_pc and log_pc
hw/core: Add CPUClass.get_pc
include/hw/core: Create struct CPUJumpCache
accel/tcg: Inline tb_flush_jmp_cache
accel/tcg: Do not align tb->page_addr[0]
accel/tcg: Use DisasContextBase in plugin_gen_tb_start
accel/tcg: Use bool for page_find_alloc
accel/tcg: Remove PageDesc code_bitmap
include/exec: Introduce TARGET_PAGE_ENTRY_EXTRA
accel/tcg: Introduce tlb_set_page_full
accel/tcg: Introduce probe_access_full
accel/tcg: Suppress auto-invalidate in probe_access_internal
accel/tcg: Drop addr member from SavedIOTLB
accel/tcg: Rename CPUIOTLBEntry to CPUTLBEntryFull
cputlb: used cached CPUClass in our hot-paths
hw/core/cpu-sysemu: used cached class in cpu_asidx_from_attrs
cpu: cache CPUClass in CPUState for hot code paths
Signed-off-by: Stefan Hajnoczi <stefanha@redhat.com>
2022-10-05 10:17:02 -04:00
..
2022-06-11 11:44:15 +02:00
2022-05-19 16:19:02 +01:00
2022-09-29 17:40:01 +01:00
2022-05-14 12:33:44 +02:00
2022-09-30 18:42:34 +02:00
2022-01-21 15:52:56 +10:00
2022-10-04 12:13:12 -07:00
2020-09-18 14:12:32 -04:00
2021-03-19 15:18:43 +01:00
2022-07-26 10:40:58 -04:00
2022-06-08 19:38:47 +01:00
2022-01-28 14:29:46 +00:00
2022-01-07 05:19:55 -05:00
2022-05-25 10:31:33 +02:00
2022-05-30 19:49:42 +02:00
2022-07-14 16:24:38 +02:00
2022-08-25 21:59:04 +02:00
2022-09-30 18:43:44 +02:00
2022-07-18 19:28:46 +01:00
2022-09-07 09:19:10 +02:00
2021-09-30 13:42:10 +01:00
2020-09-18 14:12:32 -04:00
2022-06-11 11:44:50 +02:00
2020-09-30 19:11:36 +02:00
2022-09-20 15:44:25 +08:00
2022-02-21 10:35:13 +01:00
2022-07-26 10:37:46 -04:00
2022-04-06 10:50:37 +02:00
2022-07-14 16:24:38 +02:00
2022-05-11 16:50:32 +02:00
2022-05-11 16:49:06 +02:00
2022-09-27 11:30:59 +02:00
2022-09-04 07:02:56 +01:00
2022-06-23 23:24:28 +02:00
2022-06-09 19:32:49 -04:00
2022-09-20 15:44:24 +08:00
2022-09-20 12:31:53 -03:00
2021-11-02 15:55:14 +00:00
2022-06-15 16:43:42 +01:00
2022-09-27 07:04:38 +10:00
2022-09-04 07:02:56 +01:00
2022-05-11 16:49:06 +02:00
2022-09-26 17:23:47 +02:00
2022-09-01 07:42:37 +02:00
2021-11-02 14:14:55 -04:00
2022-07-14 16:24:38 +02:00
2021-10-30 18:39:37 +02:00
2022-06-11 11:44:50 +02:00
2021-03-19 15:18:43 +01:00
2022-05-11 16:49:06 +02:00
2022-09-07 09:19:10 +02:00
2022-05-11 16:50:01 +02:00
2022-09-27 07:32:30 +02:00
2022-05-06 09:06:51 -06:00
2022-09-02 10:22:39 +08:00
2022-05-11 16:49:06 +02:00
2022-06-29 00:24:59 +02:00
2019-08-16 13:31:52 +02:00
2022-08-25 21:59:04 +02:00
2021-10-27 17:10:00 -07:00
2022-01-20 09:09:37 +01:00
2020-09-09 09:27:09 -04:00
2020-09-09 09:27:09 -04:00
2022-04-21 17:03:51 +04:00
2022-06-09 14:47:42 +01:00
2022-04-21 11:37:04 +01:00
2020-11-15 17:04:40 +01:00
2022-06-10 09:31:42 +10:00
2020-09-09 09:27:09 -04:00
2020-09-09 09:27:09 -04:00
2020-09-18 14:12:32 -04:00
2020-11-15 17:04:40 +01:00
2022-05-19 16:19:03 +01:00
2021-03-08 17:20:01 +00:00
2022-08-01 11:58:02 +02:00
2019-06-12 13:20:21 +02:00
2020-12-18 15:20:17 -05:00
2022-05-14 12:32:41 +02:00
2021-09-01 11:59:12 +10:00
2022-06-22 09:49:34 +02:00
2020-09-09 09:27:09 -04:00
2020-12-10 12:15:04 -05:00
2020-09-18 14:12:32 -04:00
2021-07-09 18:21:33 +02:00
2020-09-09 09:27:09 -04:00