Fabien Chouteau 30efbf330a
SiFive RISC-V GPIO Device
QEMU model of the GPIO device on the SiFive E300 series SOCs.

The pins are not used by a board definition yet, however this
implementation can already be used to trigger GPIO interrupts from the
software by configuring a pin as both output and input.

Signed-off-by: Fabien Chouteau <chouteau@adacore.com>
Reviewed-by: Palmer Dabbelt <palmer@sifive.com>
Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
2019-05-24 11:58:30 -07:00
..
2019-03-07 21:45:53 +01:00
2019-04-01 08:53:40 +02:00
2019-03-07 21:45:53 +01:00
2019-03-07 21:45:53 +01:00
2019-03-25 17:01:10 +00:00
2019-05-13 16:52:56 +01:00
2019-03-07 21:45:53 +01:00
2019-05-17 15:19:38 +02:00
2019-04-29 16:09:51 +01:00
2019-03-07 21:45:53 +01:00
2019-05-24 11:58:30 -07:00
2019-05-17 08:16:02 +02:00
2019-05-15 11:56:53 +02:00
2019-03-07 21:45:53 +01:00
2019-03-08 16:31:34 +00:00