Cédric Le Goater d514c48d41 ppc/xive: hardwire the Physical CAM line of the thread context
By default on P9, the HW CAM line (23bits) is hardwired to :

      0x000||0b1||4Bit chip number||7Bit Thread number.

When the block group mode is enabled at the controller level (PowerNV),
the CAM line is changed for CAM compares to :

      4Bit chip number||0x001||7Bit Thread number

This will require changes in xive_presenter_tctx_match() possibly.
This is a lowlevel functionality of the HW controller and it is not
strictly needed. Leave it for later.

Signed-off-by: Cédric Le Goater <clg@kaod.org>
Message-Id: <20190306085032.15744-2-clg@kaod.org>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
2019-03-12 14:33:04 +11:00
..
2017-09-27 11:35:59 +01:00
2016-05-19 16:42:29 +02:00
2016-06-07 18:19:23 +03:00
2016-05-19 16:42:29 +02:00
2016-05-19 16:42:29 +02:00
2018-06-28 19:05:37 +02:00
2017-12-18 17:07:03 +03:00
2016-05-19 16:42:29 +02:00
2018-11-27 15:35:15 +01:00
2018-02-26 12:55:26 +01:00
2018-08-20 11:24:33 +01:00
2016-01-29 15:07:24 +00:00