Peter Crosthwaite 294cdac2a0 char/cadence_uart: Implement Tx flow control
If the UART back-end blocks, buffer in the Tx FIFO to try again later.
This stops the IO-thread busy waiting on char back-ends (which causes
all sorts of performance problems).

Signed-off-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
Message-id: 4bea048b3ab38425701d82ccc1ab92545c26b79c.1388626249.git.peter.crosthwaite@xilinx.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2014-01-07 19:18:07 +00:00
..
2013-12-17 20:12:51 +00:00
2013-07-29 21:06:27 +02:00
2013-07-29 20:45:33 +02:00
2013-07-29 21:06:27 +02:00
2013-07-29 21:06:28 +02:00
2013-07-29 21:06:28 +02:00
2013-12-17 20:12:51 +00:00