yannick.naumann/RT-Task-Generator-QEMU
1
0
Fork 0
forked from alwin.berger/FRET-qemu
Code Pull Requests Activity

tcg/mips: Try tb-relative addresses in tcg_out_movi

Browse Source 
These addresses are often loaded by the qemu_ld/st slow path,
for loading the retaddr value.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
Richard Henderson 2021-08-06 11:30:35 -10:00
parent 4316de32e7
commit 1d159e64cc
1 changed files with 13 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
tcg/mips/tcg-target.c.inc
View File

@ -568,6 +568,8 @@ static void tcg_out_movi_pool(TCGContext *s, TCGReg ret,
static void tcg_out_movi_int(TCGContext *s, TCGType type, TCGReg ret, static void tcg_out_movi_int(TCGContext *s, TCGType type, TCGReg ret,
tcg_target_long arg, TCGReg tbreg) tcg_target_long arg, TCGReg tbreg)
{ {
tcg_target_long tmp;
if (TCG_TARGET_REG_BITS == 64 && type == TCG_TYPE_I32) { if (TCG_TARGET_REG_BITS == 64 && type == TCG_TYPE_I32) {
arg = (int32_t)arg; arg = (int32_t)arg;
} }
@ -578,6 +580,17 @@ static void tcg_out_movi_int(TCGContext *s, TCGType type, TCGReg ret,
} }
assert(TCG_TARGET_REG_BITS == 64); assert(TCG_TARGET_REG_BITS == 64);
/* Load addresses within 2GB of TB with 1 or 3 insns. */
tmp = tcg_tbrel_diff(s, (void *)arg);
if (tmp == (int16_t)tmp) {
tcg_out_opc_imm(s, OPC_DADDIU, ret, tbreg, tmp);
return;
}
if (tcg_out_movi_two(s, ret, tmp)) {
tcg_out_opc_reg(s, OPC_DADDU, ret, ret, tbreg);
return;
}
/* Otherwise, put 64-bit constants into the constant pool. */ /* Otherwise, put 64-bit constants into the constant pool. */
tcg_out_movi_pool(s, ret, arg, tbreg); tcg_out_movi_pool(s, ret, arg, tbreg);
} }