102 lines
11 KiB
JSON
102 lines
11 KiB
JSON
[
|
|
{
|
|
"BriefDescription": "Counts all microcode FP assists.",
|
|
"CollectPEBSRecord": "2",
|
|
"Counter": "0,1,2,3,4,5,6,7",
|
|
"EventCode": "0xc1",
|
|
"EventName": "ASSISTS.FP",
|
|
"PEBScounters": "0,1,2,3,4,5,6,7",
|
|
"PublicDescription": "Counts all microcode Floating Point assists.",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x2"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
|
"CollectPEBSRecord": "2",
|
|
"Counter": "0,1,2,3,4,5,6,7",
|
|
"EventCode": "0xc7",
|
|
"EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE",
|
|
"PEBScounters": "0,1,2,3,4,5,6,7",
|
|
"PublicDescription": "Number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x4"
|
|
},
|
|
{
|
|
"BriefDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
|
"CollectPEBSRecord": "2",
|
|
"Counter": "0,1,2,3,4,5,6,7",
|
|
"EventCode": "0xc7",
|
|
"EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE",
|
|
"PEBScounters": "0,1,2,3,4,5,6,7",
|
|
"PublicDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x8"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
|
"CollectPEBSRecord": "2",
|
|
"Counter": "0,1,2,3,4,5,6,7",
|
|
"EventCode": "0xc7",
|
|
"EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE",
|
|
"PEBScounters": "0,1,2,3,4,5,6,7",
|
|
"PublicDescription": "Number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x10"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
|
"CollectPEBSRecord": "2",
|
|
"Counter": "0,1,2,3,4,5,6,7",
|
|
"EventCode": "0xc7",
|
|
"EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE",
|
|
"PEBScounters": "0,1,2,3,4,5,6,7",
|
|
"PublicDescription": "Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x20"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
|
"CollectPEBSRecord": "2",
|
|
"Counter": "0,1,2,3,4,5,6,7",
|
|
"EventCode": "0xc7",
|
|
"EventName": "FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE",
|
|
"PEBScounters": "0,1,2,3,4,5,6,7",
|
|
"PublicDescription": "Number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x40"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts number of SSE/AVX computational 512-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 16 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
|
"CollectPEBSRecord": "2",
|
|
"Counter": "0,1,2,3,4,5,6,7",
|
|
"EventCode": "0xc7",
|
|
"EventName": "FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE",
|
|
"PEBScounters": "0,1,2,3,4,5,6,7",
|
|
"PublicDescription": "Number of SSE/AVX computational 512-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 16 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x80"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
|
"CollectPEBSRecord": "2",
|
|
"Counter": "0,1,2,3,4,5,6,7",
|
|
"EventCode": "0xc7",
|
|
"EventName": "FP_ARITH_INST_RETIRED.SCALAR_DOUBLE",
|
|
"PEBScounters": "0,1,2,3,4,5,6,7",
|
|
"PublicDescription": "Number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
|
"CollectPEBSRecord": "2",
|
|
"Counter": "0,1,2,3,4,5,6,7",
|
|
"EventCode": "0xc7",
|
|
"EventName": "FP_ARITH_INST_RETIRED.SCALAR_SINGLE",
|
|
"PEBScounters": "0,1,2,3,4,5,6,7",
|
|
"PublicDescription": "Number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x2"
|
|
}
|
|
]
|