142 lines
3.2 KiB
C
142 lines
3.2 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/* Marvell RVU PF/VF Netdev Devlink
|
|
*
|
|
* Copyright (C) 2021 Marvell.
|
|
*/
|
|
|
|
#include "otx2_common.h"
|
|
|
|
/* Devlink Params APIs */
|
|
static int otx2_dl_mcam_count_validate(struct devlink *devlink, u32 id,
|
|
union devlink_param_value val,
|
|
struct netlink_ext_ack *extack)
|
|
{
|
|
struct otx2_devlink *otx2_dl = devlink_priv(devlink);
|
|
struct otx2_nic *pfvf = otx2_dl->pfvf;
|
|
struct otx2_flow_config *flow_cfg;
|
|
|
|
if (!pfvf->flow_cfg) {
|
|
NL_SET_ERR_MSG_MOD(extack,
|
|
"pfvf->flow_cfg not initialized");
|
|
return -EINVAL;
|
|
}
|
|
|
|
flow_cfg = pfvf->flow_cfg;
|
|
if (flow_cfg && flow_cfg->nr_flows) {
|
|
NL_SET_ERR_MSG_MOD(extack,
|
|
"Cannot modify count when there are active rules");
|
|
return -EINVAL;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int otx2_dl_mcam_count_set(struct devlink *devlink, u32 id,
|
|
struct devlink_param_gset_ctx *ctx)
|
|
{
|
|
struct otx2_devlink *otx2_dl = devlink_priv(devlink);
|
|
struct otx2_nic *pfvf = otx2_dl->pfvf;
|
|
|
|
if (!pfvf->flow_cfg)
|
|
return 0;
|
|
|
|
otx2_alloc_mcam_entries(pfvf, ctx->val.vu16);
|
|
otx2_tc_alloc_ent_bitmap(pfvf);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int otx2_dl_mcam_count_get(struct devlink *devlink, u32 id,
|
|
struct devlink_param_gset_ctx *ctx)
|
|
{
|
|
struct otx2_devlink *otx2_dl = devlink_priv(devlink);
|
|
struct otx2_nic *pfvf = otx2_dl->pfvf;
|
|
struct otx2_flow_config *flow_cfg;
|
|
|
|
if (!pfvf->flow_cfg) {
|
|
ctx->val.vu16 = 0;
|
|
return 0;
|
|
}
|
|
|
|
flow_cfg = pfvf->flow_cfg;
|
|
ctx->val.vu16 = flow_cfg->max_flows;
|
|
|
|
return 0;
|
|
}
|
|
|
|
enum otx2_dl_param_id {
|
|
OTX2_DEVLINK_PARAM_ID_BASE = DEVLINK_PARAM_GENERIC_ID_MAX,
|
|
OTX2_DEVLINK_PARAM_ID_MCAM_COUNT,
|
|
};
|
|
|
|
static const struct devlink_param otx2_dl_params[] = {
|
|
DEVLINK_PARAM_DRIVER(OTX2_DEVLINK_PARAM_ID_MCAM_COUNT,
|
|
"mcam_count", DEVLINK_PARAM_TYPE_U16,
|
|
BIT(DEVLINK_PARAM_CMODE_RUNTIME),
|
|
otx2_dl_mcam_count_get, otx2_dl_mcam_count_set,
|
|
otx2_dl_mcam_count_validate),
|
|
};
|
|
|
|
/* Devlink OPs */
|
|
static int otx2_devlink_info_get(struct devlink *devlink,
|
|
struct devlink_info_req *req,
|
|
struct netlink_ext_ack *extack)
|
|
{
|
|
struct otx2_devlink *otx2_dl = devlink_priv(devlink);
|
|
struct otx2_nic *pfvf = otx2_dl->pfvf;
|
|
|
|
if (is_otx2_vf(pfvf->pcifunc))
|
|
return devlink_info_driver_name_put(req, "rvu_nicvf");
|
|
|
|
return devlink_info_driver_name_put(req, "rvu_nicpf");
|
|
}
|
|
|
|
static const struct devlink_ops otx2_devlink_ops = {
|
|
.info_get = otx2_devlink_info_get,
|
|
};
|
|
|
|
int otx2_register_dl(struct otx2_nic *pfvf)
|
|
{
|
|
struct otx2_devlink *otx2_dl;
|
|
struct devlink *dl;
|
|
int err;
|
|
|
|
dl = devlink_alloc(&otx2_devlink_ops,
|
|
sizeof(struct otx2_devlink), pfvf->dev);
|
|
if (!dl) {
|
|
dev_warn(pfvf->dev, "devlink_alloc failed\n");
|
|
return -ENOMEM;
|
|
}
|
|
|
|
otx2_dl = devlink_priv(dl);
|
|
otx2_dl->dl = dl;
|
|
otx2_dl->pfvf = pfvf;
|
|
pfvf->dl = otx2_dl;
|
|
|
|
err = devlink_params_register(dl, otx2_dl_params,
|
|
ARRAY_SIZE(otx2_dl_params));
|
|
if (err) {
|
|
dev_err(pfvf->dev,
|
|
"devlink params register failed with error %d", err);
|
|
goto err_dl;
|
|
}
|
|
|
|
devlink_register(dl);
|
|
return 0;
|
|
|
|
err_dl:
|
|
devlink_free(dl);
|
|
return err;
|
|
}
|
|
|
|
void otx2_unregister_dl(struct otx2_nic *pfvf)
|
|
{
|
|
struct otx2_devlink *otx2_dl = pfvf->dl;
|
|
struct devlink *dl = otx2_dl->dl;
|
|
|
|
devlink_unregister(dl);
|
|
devlink_params_unregister(dl, otx2_dl_params,
|
|
ARRAY_SIZE(otx2_dl_params));
|
|
devlink_free(dl);
|
|
}
|