33 lines
745 B
C
33 lines
745 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright 2000 Deep Blue Solutions Ltd
|
|
* Copyright 2004 ARM Limited
|
|
* Copyright 2008 Cavium Networks
|
|
*/
|
|
|
|
#ifndef __CNS3XXX_CORE_H
|
|
#define __CNS3XXX_CORE_H
|
|
|
|
#include <linux/reboot.h>
|
|
|
|
extern void cns3xxx_timer_init(void);
|
|
|
|
#ifdef CONFIG_CACHE_L2X0
|
|
void __init cns3xxx_l2x0_init(void);
|
|
#else
|
|
static inline void cns3xxx_l2x0_init(void) {}
|
|
#endif /* CONFIG_CACHE_L2X0 */
|
|
|
|
#ifdef CONFIG_PCI
|
|
extern void __init cns3xxx_pcie_init_late(void);
|
|
#else
|
|
static inline void __init cns3xxx_pcie_init_late(void) {}
|
|
#endif
|
|
|
|
void __init cns3xxx_map_io(void);
|
|
void __init cns3xxx_init_irq(void);
|
|
void cns3xxx_power_off(void);
|
|
void cns3xxx_restart(enum reboot_mode, const char *);
|
|
|
|
#endif /* __CNS3XXX_CORE_H */
|