95 lines
2.1 KiB
YAML
95 lines
2.1 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/pci/versatile.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: ARM Versatile Platform Baseboard PCI interface
|
|
|
|
maintainers:
|
|
- Rob Herring <robh@kernel.org>
|
|
|
|
description: |+
|
|
PCI host controller found on the ARM Versatile PB board's FPGA.
|
|
|
|
allOf:
|
|
- $ref: /schemas/pci/pci-bus.yaml#
|
|
|
|
properties:
|
|
compatible:
|
|
const: arm,versatile-pci
|
|
|
|
reg:
|
|
items:
|
|
- description: Versatile-specific registers
|
|
- description: Self Config space
|
|
- description: Config space
|
|
|
|
ranges:
|
|
maxItems: 3
|
|
|
|
"#interrupt-cells": true
|
|
|
|
interrupt-map:
|
|
maxItems: 16
|
|
|
|
interrupt-map-mask:
|
|
items:
|
|
- const: 0x1800
|
|
- const: 0
|
|
- const: 0
|
|
- const: 7
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- ranges
|
|
- "#interrupt-cells"
|
|
- interrupt-map
|
|
- interrupt-map-mask
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
pci@10001000 {
|
|
compatible = "arm,versatile-pci";
|
|
device_type = "pci";
|
|
reg = <0x10001000 0x1000>,
|
|
<0x41000000 0x10000>,
|
|
<0x42000000 0x100000>;
|
|
bus-range = <0 0xff>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
#interrupt-cells = <1>;
|
|
|
|
ranges =
|
|
<0x01000000 0 0x00000000 0x43000000 0 0x00010000>, /* downstream I/O */
|
|
<0x02000000 0 0x50000000 0x50000000 0 0x10000000>, /* non-prefetchable memory */
|
|
<0x42000000 0 0x60000000 0x60000000 0 0x10000000>; /* prefetchable memory */
|
|
|
|
interrupt-map-mask = <0x1800 0 0 7>;
|
|
interrupt-map = <0x1800 0 0 1 &sic 28>,
|
|
<0x1800 0 0 2 &sic 29>,
|
|
<0x1800 0 0 3 &sic 30>,
|
|
<0x1800 0 0 4 &sic 27>,
|
|
|
|
<0x1000 0 0 1 &sic 27>,
|
|
<0x1000 0 0 2 &sic 28>,
|
|
<0x1000 0 0 3 &sic 29>,
|
|
<0x1000 0 0 4 &sic 30>,
|
|
|
|
<0x0800 0 0 1 &sic 30>,
|
|
<0x0800 0 0 2 &sic 27>,
|
|
<0x0800 0 0 3 &sic 28>,
|
|
<0x0800 0 0 4 &sic 29>,
|
|
|
|
<0x0000 0 0 1 &sic 29>,
|
|
<0x0000 0 0 2 &sic 30>,
|
|
<0x0000 0 0 3 &sic 27>,
|
|
<0x0000 0 0 4 &sic 28>;
|
|
};
|
|
|
|
|
|
...
|