188 lines
4.9 KiB
C
188 lines
4.9 KiB
C
/* SPDX-License-Identifier: ISC */
|
|
/*
|
|
* Copyright (C) 2016 Felix Fietkau <nbd@nbd.name>
|
|
* Copyright (C) 2018 Lorenzo Bianconi <lorenzo.bianconi83@gmail.com>
|
|
*/
|
|
|
|
#ifndef __MT76x02_EEPROM_H
|
|
#define __MT76x02_EEPROM_H
|
|
|
|
#include "mt76x02.h"
|
|
|
|
enum mt76x02_eeprom_field {
|
|
MT_EE_CHIP_ID = 0x000,
|
|
MT_EE_VERSION = 0x002,
|
|
MT_EE_MAC_ADDR = 0x004,
|
|
MT_EE_PCI_ID = 0x00A,
|
|
MT_EE_ANTENNA = 0x022,
|
|
MT_EE_CFG1_INIT = 0x024,
|
|
MT_EE_NIC_CONF_0 = 0x034,
|
|
MT_EE_NIC_CONF_1 = 0x036,
|
|
MT_EE_COUNTRY_REGION_5GHZ = 0x038,
|
|
MT_EE_COUNTRY_REGION_2GHZ = 0x039,
|
|
MT_EE_FREQ_OFFSET = 0x03a,
|
|
MT_EE_NIC_CONF_2 = 0x042,
|
|
|
|
MT_EE_XTAL_TRIM_1 = 0x03a,
|
|
MT_EE_XTAL_TRIM_2 = 0x09e,
|
|
|
|
MT_EE_LNA_GAIN = 0x044,
|
|
MT_EE_RSSI_OFFSET_2G_0 = 0x046,
|
|
MT_EE_RSSI_OFFSET_2G_1 = 0x048,
|
|
MT_EE_LNA_GAIN_5GHZ_1 = 0x049,
|
|
MT_EE_RSSI_OFFSET_5G_0 = 0x04a,
|
|
MT_EE_RSSI_OFFSET_5G_1 = 0x04c,
|
|
MT_EE_LNA_GAIN_5GHZ_2 = 0x04d,
|
|
|
|
MT_EE_TX_POWER_DELTA_BW40 = 0x050,
|
|
MT_EE_TX_POWER_DELTA_BW80 = 0x052,
|
|
|
|
MT_EE_TX_POWER_EXT_PA_5G = 0x054,
|
|
|
|
MT_EE_TX_POWER_0_START_2G = 0x056,
|
|
MT_EE_TX_POWER_1_START_2G = 0x05c,
|
|
|
|
/* used as byte arrays */
|
|
#define MT_TX_POWER_GROUP_SIZE_5G 5
|
|
#define MT_TX_POWER_GROUPS_5G 6
|
|
MT_EE_TX_POWER_0_START_5G = 0x062,
|
|
MT_EE_TSSI_SLOPE_2G = 0x06e,
|
|
|
|
MT_EE_TX_POWER_0_GRP3_TX_POWER_DELTA = 0x074,
|
|
MT_EE_TX_POWER_0_GRP4_TSSI_SLOPE = 0x076,
|
|
|
|
MT_EE_TX_POWER_1_START_5G = 0x080,
|
|
|
|
MT_EE_TX_POWER_CCK = 0x0a0,
|
|
MT_EE_TX_POWER_OFDM_2G_6M = 0x0a2,
|
|
MT_EE_TX_POWER_OFDM_2G_24M = 0x0a4,
|
|
MT_EE_TX_POWER_OFDM_5G_6M = 0x0b2,
|
|
MT_EE_TX_POWER_OFDM_5G_24M = 0x0b4,
|
|
MT_EE_TX_POWER_HT_MCS0 = 0x0a6,
|
|
MT_EE_TX_POWER_HT_MCS4 = 0x0a8,
|
|
MT_EE_TX_POWER_HT_MCS8 = 0x0aa,
|
|
MT_EE_TX_POWER_HT_MCS12 = 0x0ac,
|
|
MT_EE_TX_POWER_VHT_MCS0 = 0x0ba,
|
|
MT_EE_TX_POWER_VHT_MCS4 = 0x0bc,
|
|
MT_EE_TX_POWER_VHT_MCS8 = 0x0be,
|
|
|
|
MT_EE_2G_TARGET_POWER = 0x0d0,
|
|
MT_EE_TEMP_OFFSET = 0x0d1,
|
|
MT_EE_5G_TARGET_POWER = 0x0d2,
|
|
MT_EE_TSSI_BOUND1 = 0x0d4,
|
|
MT_EE_TSSI_BOUND2 = 0x0d6,
|
|
MT_EE_TSSI_BOUND3 = 0x0d8,
|
|
MT_EE_TSSI_BOUND4 = 0x0da,
|
|
MT_EE_FREQ_OFFSET_COMPENSATION = 0x0db,
|
|
MT_EE_TSSI_BOUND5 = 0x0dc,
|
|
MT_EE_TX_POWER_BYRATE_BASE = 0x0de,
|
|
|
|
MT_EE_TSSI_SLOPE_5G = 0x0f0,
|
|
MT_EE_RF_TEMP_COMP_SLOPE_5G = 0x0f2,
|
|
MT_EE_RF_TEMP_COMP_SLOPE_2G = 0x0f4,
|
|
|
|
MT_EE_RF_2G_TSSI_OFF_TXPOWER = 0x0f6,
|
|
MT_EE_RF_2G_RX_HIGH_GAIN = 0x0f8,
|
|
MT_EE_RF_5G_GRP0_1_RX_HIGH_GAIN = 0x0fa,
|
|
MT_EE_RF_5G_GRP2_3_RX_HIGH_GAIN = 0x0fc,
|
|
MT_EE_RF_5G_GRP4_5_RX_HIGH_GAIN = 0x0fe,
|
|
|
|
MT_EE_BT_RCAL_RESULT = 0x138,
|
|
MT_EE_BT_VCDL_CALIBRATION = 0x13c,
|
|
MT_EE_BT_PMUCFG = 0x13e,
|
|
|
|
MT_EE_USAGE_MAP_START = 0x1e0,
|
|
MT_EE_USAGE_MAP_END = 0x1fc,
|
|
|
|
__MT_EE_MAX
|
|
};
|
|
|
|
#define MT_EE_ANTENNA_DUAL BIT(15)
|
|
|
|
#define MT_EE_NIC_CONF_0_RX_PATH GENMASK(3, 0)
|
|
#define MT_EE_NIC_CONF_0_TX_PATH GENMASK(7, 4)
|
|
#define MT_EE_NIC_CONF_0_PA_TYPE GENMASK(9, 8)
|
|
#define MT_EE_NIC_CONF_0_PA_INT_2G BIT(8)
|
|
#define MT_EE_NIC_CONF_0_PA_INT_5G BIT(9)
|
|
#define MT_EE_NIC_CONF_0_PA_IO_CURRENT BIT(10)
|
|
#define MT_EE_NIC_CONF_0_BOARD_TYPE GENMASK(13, 12)
|
|
|
|
#define MT_EE_NIC_CONF_1_HW_RF_CTRL BIT(0)
|
|
#define MT_EE_NIC_CONF_1_TEMP_TX_ALC BIT(1)
|
|
#define MT_EE_NIC_CONF_1_LNA_EXT_2G BIT(2)
|
|
#define MT_EE_NIC_CONF_1_LNA_EXT_5G BIT(3)
|
|
#define MT_EE_NIC_CONF_1_TX_ALC_EN BIT(13)
|
|
|
|
#define MT_EE_NIC_CONF_2_ANT_OPT BIT(3)
|
|
#define MT_EE_NIC_CONF_2_ANT_DIV BIT(4)
|
|
#define MT_EE_NIC_CONF_2_XTAL_OPTION GENMASK(10, 9)
|
|
|
|
#define MT_EFUSE_USAGE_MAP_SIZE (MT_EE_USAGE_MAP_END - \
|
|
MT_EE_USAGE_MAP_START + 1)
|
|
|
|
enum mt76x02_eeprom_modes {
|
|
MT_EE_READ,
|
|
MT_EE_PHYSICAL_READ,
|
|
};
|
|
|
|
enum mt76x02_board_type {
|
|
BOARD_TYPE_2GHZ = 1,
|
|
BOARD_TYPE_5GHZ = 2,
|
|
};
|
|
|
|
static inline bool mt76x02_field_valid(u8 val)
|
|
{
|
|
return val != 0 && val != 0xff;
|
|
}
|
|
|
|
static inline int
|
|
mt76x02_sign_extend(u32 val, unsigned int size)
|
|
{
|
|
bool sign = val & BIT(size - 1);
|
|
|
|
val &= BIT(size - 1) - 1;
|
|
|
|
return sign ? val : -val;
|
|
}
|
|
|
|
static inline int
|
|
mt76x02_sign_extend_optional(u32 val, unsigned int size)
|
|
{
|
|
bool enable = val & BIT(size);
|
|
|
|
return enable ? mt76x02_sign_extend(val, size) : 0;
|
|
}
|
|
|
|
static inline s8 mt76x02_rate_power_val(u8 val)
|
|
{
|
|
if (!mt76x02_field_valid(val))
|
|
return 0;
|
|
|
|
return mt76x02_sign_extend_optional(val, 7);
|
|
}
|
|
|
|
static inline int
|
|
mt76x02_eeprom_get(struct mt76x02_dev *dev,
|
|
enum mt76x02_eeprom_field field)
|
|
{
|
|
if ((field & 1) || field >= __MT_EE_MAX)
|
|
return -1;
|
|
|
|
return get_unaligned_le16(dev->mt76.eeprom.data + field);
|
|
}
|
|
|
|
bool mt76x02_ext_pa_enabled(struct mt76x02_dev *dev, enum nl80211_band band);
|
|
int mt76x02_get_efuse_data(struct mt76x02_dev *dev, u16 base, void *buf,
|
|
int len, enum mt76x02_eeprom_modes mode);
|
|
void mt76x02_get_rx_gain(struct mt76x02_dev *dev, enum nl80211_band band,
|
|
u16 *rssi_offset, s8 *lna_2g, s8 *lna_5g);
|
|
u8 mt76x02_get_lna_gain(struct mt76x02_dev *dev,
|
|
s8 *lna_2g, s8 *lna_5g,
|
|
struct ieee80211_channel *chan);
|
|
void mt76x02_eeprom_parse_hw_cap(struct mt76x02_dev *dev);
|
|
int mt76x02_eeprom_copy(struct mt76x02_dev *dev,
|
|
enum mt76x02_eeprom_field field,
|
|
void *dest, int len);
|
|
|
|
#endif /* __MT76x02_EEPROM_H */
|