91 lines
2.3 KiB
C
91 lines
2.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* (c) Copyright 2002-2010, Ralink Technology, Inc.
|
|
* Copyright (C) 2018 Stanislaw Gruszka <stf_xl@wp.pl>
|
|
*/
|
|
#ifndef _MT76X0_PHY_H_
|
|
#define _MT76X0_PHY_H_
|
|
|
|
#define RF_G_BAND 0x0100
|
|
#define RF_A_BAND 0x0200
|
|
#define RF_A_BAND_LB 0x0400
|
|
#define RF_A_BAND_MB 0x0800
|
|
#define RF_A_BAND_HB 0x1000
|
|
#define RF_A_BAND_11J 0x2000
|
|
|
|
#define RF_BW_20 1
|
|
#define RF_BW_40 2
|
|
#define RF_BW_10 4
|
|
#define RF_BW_80 8
|
|
|
|
#define MT_RF(bank, reg) ((bank) << 16 | (reg))
|
|
#define MT_RF_BANK(offset) ((offset) >> 16)
|
|
#define MT_RF_REG(offset) ((offset) & 0xff)
|
|
|
|
#define MT_RF_VCO_BP_CLOSE_LOOP BIT(3)
|
|
#define MT_RF_VCO_BP_CLOSE_LOOP_MASK GENMASK(3, 0)
|
|
#define MT_RF_VCO_CAL_MASK GENMASK(2, 0)
|
|
#define MT_RF_START_TIME 0x3
|
|
#define MT_RF_START_TIME_MASK GENMASK(2, 0)
|
|
#define MT_RF_SETTLE_TIME_MASK GENMASK(6, 4)
|
|
|
|
#define MT_RF_PLL_DEN_MASK GENMASK(4, 0)
|
|
#define MT_RF_PLL_K_MASK GENMASK(4, 0)
|
|
#define MT_RF_SDM_RESET_MASK BIT(7)
|
|
#define MT_RF_SDM_MASH_PRBS_MASK GENMASK(6, 2)
|
|
#define MT_RF_SDM_BP_MASK BIT(1)
|
|
#define MT_RF_ISI_ISO_MASK GENMASK(7, 6)
|
|
#define MT_RF_PFD_DLY_MASK GENMASK(5, 4)
|
|
#define MT_RF_CLK_SEL_MASK GENMASK(3, 2)
|
|
#define MT_RF_XO_DIV_MASK GENMASK(1, 0)
|
|
|
|
struct mt76x0_bbp_switch_item {
|
|
u16 bw_band;
|
|
struct mt76_reg_pair reg_pair;
|
|
};
|
|
|
|
struct mt76x0_rf_switch_item {
|
|
u32 rf_bank_reg;
|
|
u16 bw_band;
|
|
u8 value;
|
|
};
|
|
|
|
struct mt76x0_freq_item {
|
|
u8 channel;
|
|
u32 band;
|
|
u8 pllR37;
|
|
u8 pllR36;
|
|
u8 pllR35;
|
|
u8 pllR34;
|
|
u8 pllR33;
|
|
u8 pllR32_b7b5;
|
|
u8 pllR32_b4b0; /* PLL_DEN (Denomina - 8) */
|
|
u8 pllR31_b7b5;
|
|
u8 pllR31_b4b0; /* PLL_K (Nominator *)*/
|
|
u8 pllR30_b7; /* sdm_reset_n */
|
|
u8 pllR30_b6b2; /* sdmmash_prbs,sin */
|
|
u8 pllR30_b1; /* sdm_bp */
|
|
u16 pll_n; /* R30<0>, R29<7:0> (hex) */
|
|
u8 pllR28_b7b6; /* isi,iso */
|
|
u8 pllR28_b5b4; /* pfd_dly */
|
|
u8 pllR28_b3b2; /* clksel option */
|
|
u32 pll_sdm_k; /* R28<1:0>, R27<7:0>, R26<7:0> (hex) SDM_k */
|
|
u8 pllR24_b1b0; /* xo_div */
|
|
};
|
|
|
|
struct mt76x0_rate_pwr_item {
|
|
s8 mcs_power;
|
|
u8 rf_pa_mode;
|
|
};
|
|
|
|
struct mt76x0_rate_pwr_tab {
|
|
struct mt76x0_rate_pwr_item cck[4];
|
|
struct mt76x0_rate_pwr_item ofdm[8];
|
|
struct mt76x0_rate_pwr_item ht[8];
|
|
struct mt76x0_rate_pwr_item vht[10];
|
|
struct mt76x0_rate_pwr_item stbc[8];
|
|
struct mt76x0_rate_pwr_item mcs32;
|
|
};
|
|
|
|
#endif /* _MT76X0_PHY_H_ */
|