73 lines
2.2 KiB
C
73 lines
2.2 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
||
|
|
/*
|
||
|
|
* Copyright (C) 2006 Micron Technology Inc.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef _MTD_NAND_OMAP2_H
|
||
|
|
#define _MTD_NAND_OMAP2_H
|
||
|
|
|
||
|
|
#include <linux/mtd/partitions.h>
|
||
|
|
#include <linux/mod_devicetable.h>
|
||
|
|
|
||
|
|
#define GPMC_BCH_NUM_REMAINDER 8
|
||
|
|
|
||
|
|
enum nand_io {
|
||
|
|
NAND_OMAP_PREFETCH_POLLED = 0, /* prefetch polled mode, default */
|
||
|
|
NAND_OMAP_POLLED, /* polled mode, without prefetch */
|
||
|
|
NAND_OMAP_PREFETCH_DMA, /* prefetch enabled sDMA mode */
|
||
|
|
NAND_OMAP_PREFETCH_IRQ /* prefetch enabled irq mode */
|
||
|
|
};
|
||
|
|
|
||
|
|
enum omap_ecc {
|
||
|
|
/*
|
||
|
|
* 1-bit ECC: calculation and correction by SW
|
||
|
|
* ECC stored at end of spare area
|
||
|
|
*/
|
||
|
|
OMAP_ECC_HAM1_CODE_SW = 0,
|
||
|
|
|
||
|
|
/*
|
||
|
|
* 1-bit ECC: calculation by GPMC, Error detection by Software
|
||
|
|
* ECC layout compatible with ROM code layout
|
||
|
|
*/
|
||
|
|
OMAP_ECC_HAM1_CODE_HW,
|
||
|
|
/* 4-bit ECC calculation by GPMC, Error detection by Software */
|
||
|
|
OMAP_ECC_BCH4_CODE_HW_DETECTION_SW,
|
||
|
|
/* 4-bit ECC calculation by GPMC, Error detection by ELM */
|
||
|
|
OMAP_ECC_BCH4_CODE_HW,
|
||
|
|
/* 8-bit ECC calculation by GPMC, Error detection by Software */
|
||
|
|
OMAP_ECC_BCH8_CODE_HW_DETECTION_SW,
|
||
|
|
/* 8-bit ECC calculation by GPMC, Error detection by ELM */
|
||
|
|
OMAP_ECC_BCH8_CODE_HW,
|
||
|
|
/* 16-bit ECC calculation by GPMC, Error detection by ELM */
|
||
|
|
OMAP_ECC_BCH16_CODE_HW,
|
||
|
|
};
|
||
|
|
|
||
|
|
struct gpmc_nand_regs {
|
||
|
|
void __iomem *gpmc_nand_command;
|
||
|
|
void __iomem *gpmc_nand_address;
|
||
|
|
void __iomem *gpmc_nand_data;
|
||
|
|
void __iomem *gpmc_prefetch_config1;
|
||
|
|
void __iomem *gpmc_prefetch_config2;
|
||
|
|
void __iomem *gpmc_prefetch_control;
|
||
|
|
void __iomem *gpmc_prefetch_status;
|
||
|
|
void __iomem *gpmc_ecc_config;
|
||
|
|
void __iomem *gpmc_ecc_control;
|
||
|
|
void __iomem *gpmc_ecc_size_config;
|
||
|
|
void __iomem *gpmc_ecc1_result;
|
||
|
|
void __iomem *gpmc_bch_result0[GPMC_BCH_NUM_REMAINDER];
|
||
|
|
void __iomem *gpmc_bch_result1[GPMC_BCH_NUM_REMAINDER];
|
||
|
|
void __iomem *gpmc_bch_result2[GPMC_BCH_NUM_REMAINDER];
|
||
|
|
void __iomem *gpmc_bch_result3[GPMC_BCH_NUM_REMAINDER];
|
||
|
|
void __iomem *gpmc_bch_result4[GPMC_BCH_NUM_REMAINDER];
|
||
|
|
void __iomem *gpmc_bch_result5[GPMC_BCH_NUM_REMAINDER];
|
||
|
|
void __iomem *gpmc_bch_result6[GPMC_BCH_NUM_REMAINDER];
|
||
|
|
};
|
||
|
|
|
||
|
|
static const struct of_device_id omap_nand_ids[] = {
|
||
|
|
{ .compatible = "ti,omap2-nand", },
|
||
|
|
{ .compatible = "ti,am64-nand", },
|
||
|
|
{},
|
||
|
|
};
|
||
|
|
|
||
|
|
#endif /* _MTD_NAND_OMAP2_H */
|