52 lines
1.1 KiB
C
52 lines
1.1 KiB
C
|
/*
|
||
|
|
* SPDX-License-Identifier: MIT
|
||
|
|
*
|
||
|
|
* Copyright © 2018 Intel Corporation
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include "igt_reset.h"
|
||
|
|
|
||
|
|
#include "gt/intel_engine.h"
|
||
|
|
#include "gt/intel_gt.h"
|
||
|
|
|
||
|
|
#include "../i915_drv.h"
|
||
|
|
|
||
|
|
void igt_global_reset_lock(struct intel_gt *gt)
|
||
|
|
{
|
||
|
|
struct intel_engine_cs *engine;
|
||
|
|
enum intel_engine_id id;
|
||
|
|
|
||
|
|
pr_debug("%s: current gpu_error=%08lx\n", __func__, gt->reset.flags);
|
||
|
|
|
||
|
|
while (test_and_set_bit(I915_RESET_BACKOFF, >->reset.flags))
|
||
|
|
wait_event(gt->reset.queue,
|
||
|
|
!test_bit(I915_RESET_BACKOFF, >->reset.flags));
|
||
|
|
|
||
|
|
for_each_engine(engine, gt, id) {
|
||
|
|
while (test_and_set_bit(I915_RESET_ENGINE + id,
|
||
|
|
>->reset.flags))
|
||
|
|
wait_on_bit(>->reset.flags, I915_RESET_ENGINE + id,
|
||
|
|
TASK_UNINTERRUPTIBLE);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
void igt_global_reset_unlock(struct intel_gt *gt)
|
||
|
|
{
|
||
|
|
struct intel_engine_cs *engine;
|
||
|
|
enum intel_engine_id id;
|
||
|
|
|
||
|
|
for_each_engine(engine, gt, id)
|
||
|
|
clear_and_wake_up_bit(I915_RESET_ENGINE + id, >->reset.flags);
|
||
|
|
|
||
|
|
clear_bit(I915_RESET_BACKOFF, >->reset.flags);
|
||
|
|
wake_up_all(>->reset.queue);
|
||
|
|
}
|
||
|
|
|
||
|
|
bool igt_force_reset(struct intel_gt *gt)
|
||
|
|
{
|
||
|
|
intel_gt_set_wedged(gt);
|
||
|
|
intel_gt_reset(gt, 0, NULL);
|
||
|
|
|
||
|
|
return !intel_gt_is_wedged(gt);
|
||
|
|
}
|