133 lines
4.7 KiB
C
133 lines
4.7 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0 */
|
||
|
|
/*
|
||
|
|
* winmacro.h: Window loading-unloading macros.
|
||
|
|
*
|
||
|
|
* Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu)
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef _SPARC_WINMACRO_H
|
||
|
|
#define _SPARC_WINMACRO_H
|
||
|
|
|
||
|
|
#include <asm/ptrace.h>
|
||
|
|
|
||
|
|
/* Store the register window onto the 8-byte aligned area starting
|
||
|
|
* at %reg. It might be %sp, it might not, we don't care.
|
||
|
|
*/
|
||
|
|
#define STORE_WINDOW(reg) \
|
||
|
|
std %l0, [%reg + RW_L0]; \
|
||
|
|
std %l2, [%reg + RW_L2]; \
|
||
|
|
std %l4, [%reg + RW_L4]; \
|
||
|
|
std %l6, [%reg + RW_L6]; \
|
||
|
|
std %i0, [%reg + RW_I0]; \
|
||
|
|
std %i2, [%reg + RW_I2]; \
|
||
|
|
std %i4, [%reg + RW_I4]; \
|
||
|
|
std %i6, [%reg + RW_I6];
|
||
|
|
|
||
|
|
/* Load a register window from the area beginning at %reg. */
|
||
|
|
#define LOAD_WINDOW(reg) \
|
||
|
|
ldd [%reg + RW_L0], %l0; \
|
||
|
|
ldd [%reg + RW_L2], %l2; \
|
||
|
|
ldd [%reg + RW_L4], %l4; \
|
||
|
|
ldd [%reg + RW_L6], %l6; \
|
||
|
|
ldd [%reg + RW_I0], %i0; \
|
||
|
|
ldd [%reg + RW_I2], %i2; \
|
||
|
|
ldd [%reg + RW_I4], %i4; \
|
||
|
|
ldd [%reg + RW_I6], %i6;
|
||
|
|
|
||
|
|
/* Loading and storing struct pt_reg trap frames. */
|
||
|
|
#define LOAD_PT_INS(base_reg) \
|
||
|
|
ldd [%base_reg + STACKFRAME_SZ + PT_I0], %i0; \
|
||
|
|
ldd [%base_reg + STACKFRAME_SZ + PT_I2], %i2; \
|
||
|
|
ldd [%base_reg + STACKFRAME_SZ + PT_I4], %i4; \
|
||
|
|
ldd [%base_reg + STACKFRAME_SZ + PT_I6], %i6;
|
||
|
|
|
||
|
|
#define LOAD_PT_GLOBALS(base_reg) \
|
||
|
|
ld [%base_reg + STACKFRAME_SZ + PT_G1], %g1; \
|
||
|
|
ldd [%base_reg + STACKFRAME_SZ + PT_G2], %g2; \
|
||
|
|
ldd [%base_reg + STACKFRAME_SZ + PT_G4], %g4; \
|
||
|
|
ldd [%base_reg + STACKFRAME_SZ + PT_G6], %g6;
|
||
|
|
|
||
|
|
#define LOAD_PT_YREG(base_reg, scratch) \
|
||
|
|
ld [%base_reg + STACKFRAME_SZ + PT_Y], %scratch; \
|
||
|
|
wr %scratch, 0x0, %y;
|
||
|
|
|
||
|
|
#define LOAD_PT_PRIV(base_reg, pt_psr, pt_pc, pt_npc) \
|
||
|
|
ld [%base_reg + STACKFRAME_SZ + PT_PSR], %pt_psr; \
|
||
|
|
ld [%base_reg + STACKFRAME_SZ + PT_PC], %pt_pc; \
|
||
|
|
ld [%base_reg + STACKFRAME_SZ + PT_NPC], %pt_npc;
|
||
|
|
|
||
|
|
#define LOAD_PT_ALL(base_reg, pt_psr, pt_pc, pt_npc, scratch) \
|
||
|
|
LOAD_PT_YREG(base_reg, scratch) \
|
||
|
|
LOAD_PT_INS(base_reg) \
|
||
|
|
LOAD_PT_GLOBALS(base_reg) \
|
||
|
|
LOAD_PT_PRIV(base_reg, pt_psr, pt_pc, pt_npc)
|
||
|
|
|
||
|
|
#define STORE_PT_INS(base_reg) \
|
||
|
|
std %i0, [%base_reg + STACKFRAME_SZ + PT_I0]; \
|
||
|
|
std %i2, [%base_reg + STACKFRAME_SZ + PT_I2]; \
|
||
|
|
std %i4, [%base_reg + STACKFRAME_SZ + PT_I4]; \
|
||
|
|
std %i6, [%base_reg + STACKFRAME_SZ + PT_I6];
|
||
|
|
|
||
|
|
#define STORE_PT_GLOBALS(base_reg) \
|
||
|
|
st %g1, [%base_reg + STACKFRAME_SZ + PT_G1]; \
|
||
|
|
std %g2, [%base_reg + STACKFRAME_SZ + PT_G2]; \
|
||
|
|
std %g4, [%base_reg + STACKFRAME_SZ + PT_G4]; \
|
||
|
|
std %g6, [%base_reg + STACKFRAME_SZ + PT_G6];
|
||
|
|
|
||
|
|
#define STORE_PT_YREG(base_reg, scratch) \
|
||
|
|
rd %y, %scratch; \
|
||
|
|
st %scratch, [%base_reg + STACKFRAME_SZ + PT_Y];
|
||
|
|
|
||
|
|
#define STORE_PT_PRIV(base_reg, pt_psr, pt_pc, pt_npc) \
|
||
|
|
st %pt_psr, [%base_reg + STACKFRAME_SZ + PT_PSR]; \
|
||
|
|
st %pt_pc, [%base_reg + STACKFRAME_SZ + PT_PC]; \
|
||
|
|
st %pt_npc, [%base_reg + STACKFRAME_SZ + PT_NPC];
|
||
|
|
|
||
|
|
#define STORE_PT_ALL(base_reg, reg_psr, reg_pc, reg_npc, g_scratch) \
|
||
|
|
STORE_PT_PRIV(base_reg, reg_psr, reg_pc, reg_npc) \
|
||
|
|
STORE_PT_GLOBALS(base_reg) \
|
||
|
|
STORE_PT_YREG(base_reg, g_scratch) \
|
||
|
|
STORE_PT_INS(base_reg)
|
||
|
|
|
||
|
|
#define SAVE_BOLIXED_USER_STACK(cur_reg, scratch) \
|
||
|
|
ld [%cur_reg + TI_W_SAVED], %scratch; \
|
||
|
|
sll %scratch, 2, %scratch; \
|
||
|
|
add %scratch, %cur_reg, %scratch; \
|
||
|
|
st %sp, [%scratch + TI_RWIN_SPTRS]; \
|
||
|
|
sub %scratch, %cur_reg, %scratch; \
|
||
|
|
sll %scratch, 4, %scratch; \
|
||
|
|
add %scratch, %cur_reg, %scratch; \
|
||
|
|
STORE_WINDOW(scratch + TI_REG_WINDOW); \
|
||
|
|
sub %scratch, %cur_reg, %scratch; \
|
||
|
|
srl %scratch, 6, %scratch; \
|
||
|
|
add %scratch, 1, %scratch; \
|
||
|
|
st %scratch, [%cur_reg + TI_W_SAVED];
|
||
|
|
|
||
|
|
#ifdef CONFIG_SMP
|
||
|
|
#define LOAD_CURRENT(dest_reg, idreg) \
|
||
|
|
661: rd %tbr, %idreg; \
|
||
|
|
srl %idreg, 10, %idreg; \
|
||
|
|
and %idreg, 0xc, %idreg; \
|
||
|
|
.section .cpuid_patch, "ax"; \
|
||
|
|
/* Instruction location. */ \
|
||
|
|
.word 661b; \
|
||
|
|
/* SUN4D implementation. */ \
|
||
|
|
lda [%g0] ASI_M_VIKING_TMP1, %idreg; \
|
||
|
|
sll %idreg, 2, %idreg; \
|
||
|
|
nop; \
|
||
|
|
/* LEON implementation. */ \
|
||
|
|
rd %asr17, %idreg; \
|
||
|
|
srl %idreg, 0x1c, %idreg; \
|
||
|
|
sll %idreg, 0x02, %idreg; \
|
||
|
|
.previous; \
|
||
|
|
sethi %hi(current_set), %dest_reg; \
|
||
|
|
or %dest_reg, %lo(current_set), %dest_reg;\
|
||
|
|
ld [%idreg + %dest_reg], %dest_reg;
|
||
|
|
#else
|
||
|
|
#define LOAD_CURRENT(dest_reg, idreg) \
|
||
|
|
sethi %hi(current_set), %idreg; \
|
||
|
|
ld [%idreg + %lo(current_set)], %dest_reg;
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#endif /* !(_SPARC_WINMACRO_H) */
|