80 lines
1.9 KiB
C
80 lines
1.9 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0
|
||
|
|
*
|
||
|
|
* include/asm-sh/cpu-sh4/mmu_context.h
|
||
|
|
*
|
||
|
|
* Copyright (C) 1999 Niibe Yutaka
|
||
|
|
*/
|
||
|
|
#ifndef __ASM_CPU_SH4_MMU_CONTEXT_H
|
||
|
|
#define __ASM_CPU_SH4_MMU_CONTEXT_H
|
||
|
|
|
||
|
|
#define MMU_PTEH 0xFF000000 /* Page table entry register HIGH */
|
||
|
|
#define MMU_PTEL 0xFF000004 /* Page table entry register LOW */
|
||
|
|
#define MMU_TTB 0xFF000008 /* Translation table base register */
|
||
|
|
#define MMU_TEA 0xFF00000C /* TLB Exception Address */
|
||
|
|
#define MMU_PTEA 0xFF000034 /* PTE assistance register */
|
||
|
|
#define MMU_PTEAEX 0xFF00007C /* PTE ASID extension register */
|
||
|
|
|
||
|
|
#define MMUCR 0xFF000010 /* MMU Control Register */
|
||
|
|
|
||
|
|
#define MMU_TLB_ENTRY_SHIFT 8
|
||
|
|
|
||
|
|
#define MMU_ITLB_ADDRESS_ARRAY 0xF2000000
|
||
|
|
#define MMU_ITLB_ADDRESS_ARRAY2 0xF2800000
|
||
|
|
#define MMU_ITLB_DATA_ARRAY 0xF3000000
|
||
|
|
#define MMU_ITLB_DATA_ARRAY2 0xF3800000
|
||
|
|
|
||
|
|
#define MMU_UTLB_ADDRESS_ARRAY 0xF6000000
|
||
|
|
#define MMU_UTLB_ADDRESS_ARRAY2 0xF6800000
|
||
|
|
#define MMU_UTLB_DATA_ARRAY 0xF7000000
|
||
|
|
#define MMU_UTLB_DATA_ARRAY2 0xF7800000
|
||
|
|
#define MMU_PAGE_ASSOC_BIT 0x80
|
||
|
|
|
||
|
|
#ifdef CONFIG_MMU
|
||
|
|
#define MMUCR_AT (1 << 0)
|
||
|
|
#else
|
||
|
|
#define MMUCR_AT (0)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define MMUCR_TI (1 << 2)
|
||
|
|
|
||
|
|
#define MMUCR_URB 0x00FC0000
|
||
|
|
#define MMUCR_URB_SHIFT 18
|
||
|
|
#define MMUCR_URB_NENTRIES 64
|
||
|
|
#define MMUCR_URC 0x0000FC00
|
||
|
|
#define MMUCR_URC_SHIFT 10
|
||
|
|
|
||
|
|
#if defined(CONFIG_32BIT) && defined(CONFIG_CPU_SUBTYPE_ST40)
|
||
|
|
#define MMUCR_SE (1 << 4)
|
||
|
|
#else
|
||
|
|
#define MMUCR_SE (0)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#ifdef CONFIG_CPU_HAS_PTEAEX
|
||
|
|
#define MMUCR_AEX (1 << 6)
|
||
|
|
#else
|
||
|
|
#define MMUCR_AEX (0)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#ifdef CONFIG_X2TLB
|
||
|
|
#define MMUCR_ME (1 << 7)
|
||
|
|
#else
|
||
|
|
#define MMUCR_ME (0)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#ifdef CONFIG_SH_STORE_QUEUES
|
||
|
|
#define MMUCR_SQMD (1 << 9)
|
||
|
|
#else
|
||
|
|
#define MMUCR_SQMD (0)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define MMU_NTLB_ENTRIES 64
|
||
|
|
#define MMU_CONTROL_INIT (MMUCR_AT | MMUCR_TI | MMUCR_SQMD | \
|
||
|
|
MMUCR_ME | MMUCR_SE | MMUCR_AEX)
|
||
|
|
|
||
|
|
#define TRA 0xff000020
|
||
|
|
#define EXPEVT 0xff000024
|
||
|
|
#define INTEVT 0xff000028
|
||
|
|
|
||
|
|
#endif /* __ASM_CPU_SH4_MMU_CONTEXT_H */
|
||
|
|
|