121 lines
3.2 KiB
C
121 lines
3.2 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
||
|
/*
|
||
|
* arch/arm/include/asm/outercache.h
|
||
|
*
|
||
|
* Copyright (C) 2010 ARM Ltd.
|
||
|
* Written by Catalin Marinas <catalin.marinas@arm.com>
|
||
|
*/
|
||
|
|
||
|
#ifndef __ASM_OUTERCACHE_H
|
||
|
#define __ASM_OUTERCACHE_H
|
||
|
|
||
|
#include <linux/types.h>
|
||
|
|
||
|
struct l2x0_regs;
|
||
|
|
||
|
struct outer_cache_fns {
|
||
|
void (*inv_range)(unsigned long, unsigned long);
|
||
|
void (*clean_range)(unsigned long, unsigned long);
|
||
|
void (*flush_range)(unsigned long, unsigned long);
|
||
|
void (*flush_all)(void);
|
||
|
void (*disable)(void);
|
||
|
#ifdef CONFIG_OUTER_CACHE_SYNC
|
||
|
void (*sync)(void);
|
||
|
#endif
|
||
|
void (*resume)(void);
|
||
|
|
||
|
/* This is an ARM L2C thing */
|
||
|
void (*write_sec)(unsigned long, unsigned);
|
||
|
void (*configure)(const struct l2x0_regs *);
|
||
|
};
|
||
|
|
||
|
extern struct outer_cache_fns outer_cache;
|
||
|
|
||
|
#ifdef CONFIG_OUTER_CACHE
|
||
|
/**
|
||
|
* outer_inv_range - invalidate range of outer cache lines
|
||
|
* @start: starting physical address, inclusive
|
||
|
* @end: end physical address, exclusive
|
||
|
*/
|
||
|
static inline void outer_inv_range(phys_addr_t start, phys_addr_t end)
|
||
|
{
|
||
|
if (outer_cache.inv_range)
|
||
|
outer_cache.inv_range(start, end);
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* outer_clean_range - clean dirty outer cache lines
|
||
|
* @start: starting physical address, inclusive
|
||
|
* @end: end physical address, exclusive
|
||
|
*/
|
||
|
static inline void outer_clean_range(phys_addr_t start, phys_addr_t end)
|
||
|
{
|
||
|
if (outer_cache.clean_range)
|
||
|
outer_cache.clean_range(start, end);
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* outer_flush_range - clean and invalidate outer cache lines
|
||
|
* @start: starting physical address, inclusive
|
||
|
* @end: end physical address, exclusive
|
||
|
*/
|
||
|
static inline void outer_flush_range(phys_addr_t start, phys_addr_t end)
|
||
|
{
|
||
|
if (outer_cache.flush_range)
|
||
|
outer_cache.flush_range(start, end);
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* outer_flush_all - clean and invalidate all cache lines in the outer cache
|
||
|
*
|
||
|
* Note: depending on implementation, this may not be atomic - it must
|
||
|
* only be called with interrupts disabled and no other active outer
|
||
|
* cache masters.
|
||
|
*
|
||
|
* It is intended that this function is only used by implementations
|
||
|
* needing to override the outer_cache.disable() method due to security.
|
||
|
* (Some implementations perform this as a clean followed by an invalidate.)
|
||
|
*/
|
||
|
static inline void outer_flush_all(void)
|
||
|
{
|
||
|
if (outer_cache.flush_all)
|
||
|
outer_cache.flush_all();
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* outer_disable - clean, invalidate and disable the outer cache
|
||
|
*
|
||
|
* Disable the outer cache, ensuring that any data contained in the outer
|
||
|
* cache is pushed out to lower levels of system memory. The note and
|
||
|
* conditions above concerning outer_flush_all() applies here.
|
||
|
*/
|
||
|
extern void outer_disable(void);
|
||
|
|
||
|
/**
|
||
|
* outer_resume - restore the cache configuration and re-enable outer cache
|
||
|
*
|
||
|
* Restore any configuration that the cache had when previously enabled,
|
||
|
* and re-enable the outer cache.
|
||
|
*/
|
||
|
static inline void outer_resume(void)
|
||
|
{
|
||
|
if (outer_cache.resume)
|
||
|
outer_cache.resume();
|
||
|
}
|
||
|
|
||
|
#else
|
||
|
|
||
|
static inline void outer_inv_range(phys_addr_t start, phys_addr_t end)
|
||
|
{ }
|
||
|
static inline void outer_clean_range(phys_addr_t start, phys_addr_t end)
|
||
|
{ }
|
||
|
static inline void outer_flush_range(phys_addr_t start, phys_addr_t end)
|
||
|
{ }
|
||
|
static inline void outer_flush_all(void) { }
|
||
|
static inline void outer_disable(void) { }
|
||
|
static inline void outer_resume(void) { }
|
||
|
|
||
|
#endif
|
||
|
|
||
|
#endif /* __ASM_OUTERCACHE_H */
|