73 lines
1.5 KiB
YAML
73 lines
1.5 KiB
YAML
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||
|
|
%YAML 1.2
|
||
|
|
---
|
||
|
|
$id: http://devicetree.org/schemas/clock/qcom,gpucc-sm8350.yaml#
|
||
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||
|
|
|
||
|
|
title: Qualcomm Graphics Clock & Reset Controller Binding
|
||
|
|
|
||
|
|
maintainers:
|
||
|
|
- Robert Foss <robert.foss@linaro.org>
|
||
|
|
|
||
|
|
description: |
|
||
|
|
Qualcomm graphics clock control module which supports the clocks, resets and
|
||
|
|
power domains on Qualcomm SoCs.
|
||
|
|
|
||
|
|
See also:
|
||
|
|
dt-bindings/clock/qcom,gpucc-sm8350.h
|
||
|
|
|
||
|
|
properties:
|
||
|
|
compatible:
|
||
|
|
enum:
|
||
|
|
- qcom,sm8350-gpucc
|
||
|
|
|
||
|
|
clocks:
|
||
|
|
items:
|
||
|
|
- description: Board XO source
|
||
|
|
- description: GPLL0 main branch source
|
||
|
|
- description: GPLL0 div branch source
|
||
|
|
|
||
|
|
'#clock-cells':
|
||
|
|
const: 1
|
||
|
|
|
||
|
|
'#reset-cells':
|
||
|
|
const: 1
|
||
|
|
|
||
|
|
'#power-domain-cells':
|
||
|
|
const: 1
|
||
|
|
|
||
|
|
reg:
|
||
|
|
maxItems: 1
|
||
|
|
|
||
|
|
required:
|
||
|
|
- compatible
|
||
|
|
- reg
|
||
|
|
- clocks
|
||
|
|
- '#clock-cells'
|
||
|
|
- '#reset-cells'
|
||
|
|
- '#power-domain-cells'
|
||
|
|
|
||
|
|
additionalProperties: false
|
||
|
|
|
||
|
|
examples:
|
||
|
|
- |
|
||
|
|
#include <dt-bindings/clock/qcom,gcc-sm8350.h>
|
||
|
|
#include <dt-bindings/clock/qcom,rpmh.h>
|
||
|
|
|
||
|
|
soc {
|
||
|
|
#address-cells = <2>;
|
||
|
|
#size-cells = <2>;
|
||
|
|
|
||
|
|
clock-controller@3d90000 {
|
||
|
|
compatible = "qcom,sm8350-gpucc";
|
||
|
|
reg = <0 0x03d90000 0 0x9000>;
|
||
|
|
clocks = <&rpmhcc RPMH_CXO_CLK>,
|
||
|
|
<&gcc GCC_GPU_GPLL0_CLK_SRC>,
|
||
|
|
<&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>;
|
||
|
|
#clock-cells = <1>;
|
||
|
|
#reset-cells = <1>;
|
||
|
|
#power-domain-cells = <1>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
...
|