43 lines
935 B
YAML
43 lines
935 B
YAML
|
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
||
|
%YAML 1.2
|
||
|
---
|
||
|
$id: http://devicetree.org/schemas/clock/qcom,gcc-apq8084.yaml#
|
||
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||
|
|
||
|
title: Qualcomm Global Clock & Reset Controller Binding for APQ8084
|
||
|
|
||
|
maintainers:
|
||
|
- Stephen Boyd <sboyd@kernel.org>
|
||
|
- Taniya Das <quic_tdas@quicinc.com>
|
||
|
|
||
|
description: |
|
||
|
Qualcomm global clock control module which supports the clocks, resets and
|
||
|
power domains on APQ8084.
|
||
|
|
||
|
See also::
|
||
|
- dt-bindings/clock/qcom,gcc-apq8084.h
|
||
|
- dt-bindings/reset/qcom,gcc-apq8084.h
|
||
|
|
||
|
allOf:
|
||
|
- $ref: qcom,gcc.yaml#
|
||
|
|
||
|
properties:
|
||
|
compatible:
|
||
|
const: qcom,gcc-apq8084
|
||
|
|
||
|
required:
|
||
|
- compatible
|
||
|
|
||
|
unevaluatedProperties: false
|
||
|
|
||
|
examples:
|
||
|
- |
|
||
|
clock-controller@fc400000 {
|
||
|
compatible = "qcom,gcc-apq8084";
|
||
|
reg = <0xfc400000 0x4000>;
|
||
|
#clock-cells = <1>;
|
||
|
#reset-cells = <1>;
|
||
|
#power-domain-cells = <1>;
|
||
|
};
|
||
|
...
|