46 lines
943 B
YAML
46 lines
943 B
YAML
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||
|
%YAML 1.2
|
||
|
---
|
||
|
$id: http://devicetree.org/schemas/crypto/intel,keembay-ocs-aes.yaml#
|
||
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||
|
|
||
|
title: Intel Keem Bay OCS AES
|
||
|
|
||
|
maintainers:
|
||
|
- Daniele Alessandrelli <daniele.alessandrelli@intel.com>
|
||
|
|
||
|
description:
|
||
|
The Intel Keem Bay Offload and Crypto Subsystem (OCS) AES engine provides
|
||
|
hardware-accelerated AES/SM4 encryption/decryption.
|
||
|
|
||
|
properties:
|
||
|
compatible:
|
||
|
const: intel,keembay-ocs-aes
|
||
|
|
||
|
reg:
|
||
|
maxItems: 1
|
||
|
|
||
|
interrupts:
|
||
|
maxItems: 1
|
||
|
|
||
|
clocks:
|
||
|
maxItems: 1
|
||
|
|
||
|
required:
|
||
|
- compatible
|
||
|
- reg
|
||
|
- interrupts
|
||
|
- clocks
|
||
|
|
||
|
additionalProperties: false
|
||
|
|
||
|
examples:
|
||
|
- |
|
||
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||
|
crypto@30008000 {
|
||
|
compatible = "intel,keembay-ocs-aes";
|
||
|
reg = <0x30008000 0x1000>;
|
||
|
interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
clocks = <&scmi_clk 95>;
|
||
|
};
|