16 lines
475 B
Plaintext
16 lines
475 B
Plaintext
|
Altera SOCFPGA SDRAM Error Detection & Correction [EDAC]
|
||
|
|
The EDAC accesses a range of registers in the SDRAM controller.
|
||
|
|
|
||
|
|
Required properties:
|
||
|
|
- compatible : should contain "altr,sdram-edac" or "altr,sdram-edac-a10"
|
||
|
|
- altr,sdr-syscon : phandle of the sdr module
|
||
|
|
- interrupts : Should contain the SDRAM ECC IRQ in the
|
||
|
|
appropriate format for the IRQ controller.
|
||
|
|
|
||
|
|
Example:
|
||
|
|
sdramedac {
|
||
|
|
compatible = "altr,sdram-edac";
|
||
|
|
altr,sdr-syscon = <&sdr>;
|
||
|
|
interrupts = <0 39 4>;
|
||
|
|
};
|