148 lines
4.5 KiB
C
148 lines
4.5 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
||
|
|
/*
|
||
|
|
* Copyright (C) 2021 Sifive.
|
||
|
|
*/
|
||
|
|
#ifndef ASM_ERRATA_LIST_H
|
||
|
|
#define ASM_ERRATA_LIST_H
|
||
|
|
|
||
|
|
#include <asm/alternative.h>
|
||
|
|
#include <asm/vendorid_list.h>
|
||
|
|
|
||
|
|
#ifdef CONFIG_ERRATA_SIFIVE
|
||
|
|
#define ERRATA_SIFIVE_CIP_453 0
|
||
|
|
#define ERRATA_SIFIVE_CIP_1200 1
|
||
|
|
#define ERRATA_SIFIVE_NUMBER 2
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#ifdef CONFIG_ERRATA_THEAD
|
||
|
|
#define ERRATA_THEAD_PBMT 0
|
||
|
|
#define ERRATA_THEAD_CMO 1
|
||
|
|
#define ERRATA_THEAD_NUMBER 2
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define CPUFEATURE_SVPBMT 0
|
||
|
|
#define CPUFEATURE_ZICBOM 1
|
||
|
|
#define CPUFEATURE_NUMBER 2
|
||
|
|
|
||
|
|
#ifdef __ASSEMBLY__
|
||
|
|
|
||
|
|
#define ALT_INSN_FAULT(x) \
|
||
|
|
ALTERNATIVE(__stringify(RISCV_PTR do_trap_insn_fault), \
|
||
|
|
__stringify(RISCV_PTR sifive_cip_453_insn_fault_trp), \
|
||
|
|
SIFIVE_VENDOR_ID, ERRATA_SIFIVE_CIP_453, \
|
||
|
|
CONFIG_ERRATA_SIFIVE_CIP_453)
|
||
|
|
|
||
|
|
#define ALT_PAGE_FAULT(x) \
|
||
|
|
ALTERNATIVE(__stringify(RISCV_PTR do_page_fault), \
|
||
|
|
__stringify(RISCV_PTR sifive_cip_453_page_fault_trp), \
|
||
|
|
SIFIVE_VENDOR_ID, ERRATA_SIFIVE_CIP_453, \
|
||
|
|
CONFIG_ERRATA_SIFIVE_CIP_453)
|
||
|
|
#else /* !__ASSEMBLY__ */
|
||
|
|
|
||
|
|
#define ALT_FLUSH_TLB_PAGE(x) \
|
||
|
|
asm(ALTERNATIVE("sfence.vma %0", "sfence.vma", SIFIVE_VENDOR_ID, \
|
||
|
|
ERRATA_SIFIVE_CIP_1200, CONFIG_ERRATA_SIFIVE_CIP_1200) \
|
||
|
|
: : "r" (addr) : "memory")
|
||
|
|
|
||
|
|
/*
|
||
|
|
* _val is marked as "will be overwritten", so need to set it to 0
|
||
|
|
* in the default case.
|
||
|
|
*/
|
||
|
|
#define ALT_SVPBMT_SHIFT 61
|
||
|
|
#define ALT_THEAD_PBMT_SHIFT 59
|
||
|
|
#define ALT_SVPBMT(_val, prot) \
|
||
|
|
asm(ALTERNATIVE_2("li %0, 0\t\nnop", \
|
||
|
|
"li %0, %1\t\nslli %0,%0,%3", 0, \
|
||
|
|
CPUFEATURE_SVPBMT, CONFIG_RISCV_ISA_SVPBMT, \
|
||
|
|
"li %0, %2\t\nslli %0,%0,%4", THEAD_VENDOR_ID, \
|
||
|
|
ERRATA_THEAD_PBMT, CONFIG_ERRATA_THEAD_PBMT) \
|
||
|
|
: "=r"(_val) \
|
||
|
|
: "I"(prot##_SVPBMT >> ALT_SVPBMT_SHIFT), \
|
||
|
|
"I"(prot##_THEAD >> ALT_THEAD_PBMT_SHIFT), \
|
||
|
|
"I"(ALT_SVPBMT_SHIFT), \
|
||
|
|
"I"(ALT_THEAD_PBMT_SHIFT))
|
||
|
|
|
||
|
|
#ifdef CONFIG_ERRATA_THEAD_PBMT
|
||
|
|
/*
|
||
|
|
* IO/NOCACHE memory types are handled together with svpbmt,
|
||
|
|
* so on T-Head chips, check if no other memory type is set,
|
||
|
|
* and set the non-0 PMA type if applicable.
|
||
|
|
*/
|
||
|
|
#define ALT_THEAD_PMA(_val) \
|
||
|
|
asm volatile(ALTERNATIVE( \
|
||
|
|
__nops(7), \
|
||
|
|
"li t3, %1\n\t" \
|
||
|
|
"slli t3, t3, %3\n\t" \
|
||
|
|
"and t3, %0, t3\n\t" \
|
||
|
|
"bne t3, zero, 2f\n\t" \
|
||
|
|
"li t3, %2\n\t" \
|
||
|
|
"slli t3, t3, %3\n\t" \
|
||
|
|
"or %0, %0, t3\n\t" \
|
||
|
|
"2:", THEAD_VENDOR_ID, \
|
||
|
|
ERRATA_THEAD_PBMT, CONFIG_ERRATA_THEAD_PBMT) \
|
||
|
|
: "+r"(_val) \
|
||
|
|
: "I"(_PAGE_MTMASK_THEAD >> ALT_THEAD_PBMT_SHIFT), \
|
||
|
|
"I"(_PAGE_PMA_THEAD >> ALT_THEAD_PBMT_SHIFT), \
|
||
|
|
"I"(ALT_THEAD_PBMT_SHIFT) \
|
||
|
|
: "t3")
|
||
|
|
#else
|
||
|
|
#define ALT_THEAD_PMA(_val)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/*
|
||
|
|
* dcache.ipa rs1 (invalidate, physical address)
|
||
|
|
* | 31 - 25 | 24 - 20 | 19 - 15 | 14 - 12 | 11 - 7 | 6 - 0 |
|
||
|
|
* 0000001 01010 rs1 000 00000 0001011
|
||
|
|
* dache.iva rs1 (invalida, virtual address)
|
||
|
|
* 0000001 00110 rs1 000 00000 0001011
|
||
|
|
*
|
||
|
|
* dcache.cpa rs1 (clean, physical address)
|
||
|
|
* | 31 - 25 | 24 - 20 | 19 - 15 | 14 - 12 | 11 - 7 | 6 - 0 |
|
||
|
|
* 0000001 01001 rs1 000 00000 0001011
|
||
|
|
* dcache.cva rs1 (clean, virtual address)
|
||
|
|
* 0000001 00100 rs1 000 00000 0001011
|
||
|
|
*
|
||
|
|
* dcache.cipa rs1 (clean then invalidate, physical address)
|
||
|
|
* | 31 - 25 | 24 - 20 | 19 - 15 | 14 - 12 | 11 - 7 | 6 - 0 |
|
||
|
|
* 0000001 01011 rs1 000 00000 0001011
|
||
|
|
* dcache.civa rs1 (... virtual address)
|
||
|
|
* 0000001 00111 rs1 000 00000 0001011
|
||
|
|
*
|
||
|
|
* sync.s (make sure all cache operations finished)
|
||
|
|
* | 31 - 25 | 24 - 20 | 19 - 15 | 14 - 12 | 11 - 7 | 6 - 0 |
|
||
|
|
* 0000000 11001 00000 000 00000 0001011
|
||
|
|
*/
|
||
|
|
#define THEAD_inval_A0 ".long 0x0265000b"
|
||
|
|
#define THEAD_clean_A0 ".long 0x0245000b"
|
||
|
|
#define THEAD_flush_A0 ".long 0x0275000b"
|
||
|
|
#define THEAD_SYNC_S ".long 0x0190000b"
|
||
|
|
|
||
|
|
#define ALT_CMO_OP(_op, _start, _size, _cachesize) \
|
||
|
|
asm volatile(ALTERNATIVE_2( \
|
||
|
|
__nops(6), \
|
||
|
|
"mv a0, %1\n\t" \
|
||
|
|
"j 2f\n\t" \
|
||
|
|
"3:\n\t" \
|
||
|
|
"cbo." __stringify(_op) " (a0)\n\t" \
|
||
|
|
"add a0, a0, %0\n\t" \
|
||
|
|
"2:\n\t" \
|
||
|
|
"bltu a0, %2, 3b\n\t" \
|
||
|
|
"nop", 0, CPUFEATURE_ZICBOM, CONFIG_RISCV_ISA_ZICBOM, \
|
||
|
|
"mv a0, %1\n\t" \
|
||
|
|
"j 2f\n\t" \
|
||
|
|
"3:\n\t" \
|
||
|
|
THEAD_##_op##_A0 "\n\t" \
|
||
|
|
"add a0, a0, %0\n\t" \
|
||
|
|
"2:\n\t" \
|
||
|
|
"bltu a0, %2, 3b\n\t" \
|
||
|
|
THEAD_SYNC_S, THEAD_VENDOR_ID, \
|
||
|
|
ERRATA_THEAD_CMO, CONFIG_ERRATA_THEAD_CMO) \
|
||
|
|
: : "r"(_cachesize), \
|
||
|
|
"r"((unsigned long)(_start) & ~((_cachesize) - 1UL)), \
|
||
|
|
"r"((unsigned long)(_start) + (_size)) \
|
||
|
|
: "a0")
|
||
|
|
|
||
|
|
#endif /* __ASSEMBLY__ */
|
||
|
|
|
||
|
|
#endif
|