692 lines
16 KiB
Plaintext
692 lines
16 KiB
Plaintext
|
// SPDX-License-Identifier: GPL-2.0-only
|
||
|
|
|
||
|
|
#include <dt-bindings/bus/ti-sysc.h>
|
||
|
|
#include <dt-bindings/clock/dm816.h>
|
||
|
|
#include <dt-bindings/gpio/gpio.h>
|
||
|
|
#include <dt-bindings/pinctrl/omap.h>
|
||
|
|
|
||
|
|
/ {
|
||
|
|
compatible = "ti,dm816";
|
||
|
|
interrupt-parent = <&intc>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
chosen { };
|
||
|
|
|
||
|
|
aliases {
|
||
|
|
i2c0 = &i2c1;
|
||
|
|
i2c1 = &i2c2;
|
||
|
|
serial0 = &uart1;
|
||
|
|
serial1 = &uart2;
|
||
|
|
serial2 = &uart3;
|
||
|
|
ethernet0 = ð0;
|
||
|
|
ethernet1 = ð1;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpus {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
cpu@0 {
|
||
|
|
compatible = "arm,cortex-a8";
|
||
|
|
device_type = "cpu";
|
||
|
|
reg = <0>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
pmu {
|
||
|
|
compatible = "arm,cortex-a8-pmu";
|
||
|
|
interrupts = <3>;
|
||
|
|
};
|
||
|
|
|
||
|
|
/*
|
||
|
|
* The soc node represents the soc top level view. It is used for IPs
|
||
|
|
* that are not memory mapped in the MPU view or for the MPU itself.
|
||
|
|
*/
|
||
|
|
soc {
|
||
|
|
compatible = "ti,omap-infra";
|
||
|
|
mpu {
|
||
|
|
compatible = "ti,omap3-mpu";
|
||
|
|
ti,hwmods = "mpu";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
/*
|
||
|
|
* XXX: Use a flat representation of the dm816x interconnect.
|
||
|
|
* The real dm816x interconnect network is quite complex. Since
|
||
|
|
* it will not bring real advantage to represent that in DT
|
||
|
|
* for the moment, just use a fake OCP bus entry to represent
|
||
|
|
* the whole bus hierarchy.
|
||
|
|
*/
|
||
|
|
ocp {
|
||
|
|
compatible = "simple-bus";
|
||
|
|
reg = <0x44000000 0x10000>;
|
||
|
|
interrupts = <9 10>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges;
|
||
|
|
|
||
|
|
prcm: prcm@48180000 {
|
||
|
|
compatible = "ti,dm816-prcm", "simple-bus";
|
||
|
|
reg = <0x48180000 0x4000>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0 0x48180000 0x4000>;
|
||
|
|
|
||
|
|
prcm_clocks: clocks {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
};
|
||
|
|
|
||
|
|
prcm_clockdomains: clockdomains {
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
scrm: scrm@48140000 {
|
||
|
|
compatible = "ti,dm816-scrm", "simple-bus";
|
||
|
|
reg = <0x48140000 0x21000>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
#pinctrl-cells = <1>;
|
||
|
|
ranges = <0 0x48140000 0x21000>;
|
||
|
|
|
||
|
|
dm816x_pinmux: pinmux@800 {
|
||
|
|
compatible = "pinctrl-single";
|
||
|
|
reg = <0x800 0x50a>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
#pinctrl-cells = <1>;
|
||
|
|
pinctrl-single,register-width = <16>;
|
||
|
|
pinctrl-single,function-mask = <0xf>;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Device Configuration Registers */
|
||
|
|
scm_conf: syscon@600 {
|
||
|
|
compatible = "syscon", "simple-bus";
|
||
|
|
reg = <0x600 0x110>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0 0x600 0x110>;
|
||
|
|
|
||
|
|
usb_phy0: usb-phy@20 {
|
||
|
|
compatible = "ti,dm8168-usb-phy";
|
||
|
|
reg = <0x20 0x8>;
|
||
|
|
reg-names = "phy";
|
||
|
|
clocks = <&main_fapll 6>;
|
||
|
|
clock-names = "refclk";
|
||
|
|
#phy-cells = <0>;
|
||
|
|
syscon = <&scm_conf>;
|
||
|
|
};
|
||
|
|
|
||
|
|
usb_phy1: usb-phy@28 {
|
||
|
|
compatible = "ti,dm8168-usb-phy";
|
||
|
|
reg = <0x28 0x8>;
|
||
|
|
reg-names = "phy";
|
||
|
|
clocks = <&main_fapll 6>;
|
||
|
|
clock-names = "refclk";
|
||
|
|
#phy-cells = <0>;
|
||
|
|
syscon = <&scm_conf>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
scrm_clocks: clocks {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
};
|
||
|
|
|
||
|
|
scrm_clockdomains: clockdomains {
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
target-module@49000000 {
|
||
|
|
compatible = "ti,sysc-omap4", "ti,sysc";
|
||
|
|
reg = <0x49000000 0x4>;
|
||
|
|
reg-names = "rev";
|
||
|
|
clocks = <&alwon_clkctrl DM816_TPCC_CLKCTRL 0>;
|
||
|
|
clock-names = "fck";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0x49000000 0x10000>;
|
||
|
|
|
||
|
|
edma: dma@0 {
|
||
|
|
compatible = "ti,edma3-tpcc";
|
||
|
|
reg = <0 0x10000>;
|
||
|
|
reg-names = "edma3_cc";
|
||
|
|
interrupts = <12 13 14>;
|
||
|
|
interrupt-names = "edma3_ccint", "edma3_mperr",
|
||
|
|
"edma3_ccerrint";
|
||
|
|
dma-requests = <64>;
|
||
|
|
#dma-cells = <2>;
|
||
|
|
|
||
|
|
ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
|
||
|
|
<&edma_tptc2 3>, <&edma_tptc3 0>;
|
||
|
|
|
||
|
|
ti,edma-memcpy-channels = <20 21>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
target-module@49800000 {
|
||
|
|
compatible = "ti,sysc-omap4", "ti,sysc";
|
||
|
|
reg = <0x49800000 0x4>,
|
||
|
|
<0x49800010 0x4>;
|
||
|
|
reg-names = "rev", "sysc";
|
||
|
|
ti,sysc-mask = <SYSC_OMAP4_SOFTRESET>;
|
||
|
|
ti,sysc-midle = <SYSC_IDLE_FORCE>;
|
||
|
|
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
|
||
|
|
<SYSC_IDLE_SMART>;
|
||
|
|
clocks = <&alwon_clkctrl DM816_TPTC0_CLKCTRL 0>;
|
||
|
|
clock-names = "fck";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0x49800000 0x100000>;
|
||
|
|
|
||
|
|
edma_tptc0: dma@0 {
|
||
|
|
compatible = "ti,edma3-tptc";
|
||
|
|
reg = <0 0x100000>;
|
||
|
|
interrupts = <112>;
|
||
|
|
interrupt-names = "edma3_tcerrint";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
target-module@49900000 {
|
||
|
|
compatible = "ti,sysc-omap4", "ti,sysc";
|
||
|
|
reg = <0x49900000 0x4>,
|
||
|
|
<0x49900010 0x4>;
|
||
|
|
reg-names = "rev", "sysc";
|
||
|
|
ti,sysc-mask = <SYSC_OMAP4_SOFTRESET>;
|
||
|
|
ti,sysc-midle = <SYSC_IDLE_FORCE>;
|
||
|
|
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
|
||
|
|
<SYSC_IDLE_SMART>;
|
||
|
|
clocks = <&alwon_clkctrl DM816_TPTC1_CLKCTRL 0>;
|
||
|
|
clock-names = "fck";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0x49900000 0x100000>;
|
||
|
|
|
||
|
|
edma_tptc1: dma@0 {
|
||
|
|
compatible = "ti,edma3-tptc";
|
||
|
|
reg = <0 0x100000>;
|
||
|
|
interrupts = <113>;
|
||
|
|
interrupt-names = "edma3_tcerrint";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
target-module@49a00000 {
|
||
|
|
compatible = "ti,sysc-omap4", "ti,sysc";
|
||
|
|
reg = <0x49a00000 0x4>,
|
||
|
|
<0x49a00010 0x4>;
|
||
|
|
reg-names = "rev", "sysc";
|
||
|
|
ti,sysc-mask = <SYSC_OMAP4_SOFTRESET>;
|
||
|
|
ti,sysc-midle = <SYSC_IDLE_FORCE>;
|
||
|
|
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
|
||
|
|
<SYSC_IDLE_SMART>;
|
||
|
|
clocks = <&alwon_clkctrl DM816_TPTC2_CLKCTRL 0>;
|
||
|
|
clock-names = "fck";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0x49a00000 0x100000>;
|
||
|
|
|
||
|
|
edma_tptc2: dma@0 {
|
||
|
|
compatible = "ti,edma3-tptc";
|
||
|
|
reg = <0 0x100000>;
|
||
|
|
interrupts = <114>;
|
||
|
|
interrupt-names = "edma3_tcerrint";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
target-module@49b00000 {
|
||
|
|
compatible = "ti,sysc-omap4", "ti,sysc";
|
||
|
|
reg = <0x49b00000 0x4>,
|
||
|
|
<0x49b00010 0x4>;
|
||
|
|
reg-names = "rev", "sysc";
|
||
|
|
ti,sysc-mask = <SYSC_OMAP4_SOFTRESET>;
|
||
|
|
ti,sysc-midle = <SYSC_IDLE_FORCE>;
|
||
|
|
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
|
||
|
|
<SYSC_IDLE_SMART>;
|
||
|
|
clocks = <&alwon_clkctrl DM816_TPTC3_CLKCTRL 0>;
|
||
|
|
clock-names = "fck";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0x49b00000 0x100000>;
|
||
|
|
|
||
|
|
edma_tptc3: dma@0 {
|
||
|
|
compatible = "ti,edma3-tptc";
|
||
|
|
reg = <0 0x100000>;
|
||
|
|
interrupts = <115>;
|
||
|
|
interrupt-names = "edma3_tcerrint";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
elm: elm@48080000 {
|
||
|
|
compatible = "ti,am3352-elm";
|
||
|
|
ti,hwmods = "elm";
|
||
|
|
reg = <0x48080000 0x2000>;
|
||
|
|
interrupts = <4>;
|
||
|
|
};
|
||
|
|
|
||
|
|
gpio1: gpio@48032000 {
|
||
|
|
compatible = "ti,omap4-gpio";
|
||
|
|
ti,hwmods = "gpio1";
|
||
|
|
ti,gpio-always-on;
|
||
|
|
reg = <0x48032000 0x1000>;
|
||
|
|
interrupts = <96>;
|
||
|
|
gpio-controller;
|
||
|
|
#gpio-cells = <2>;
|
||
|
|
interrupt-controller;
|
||
|
|
#interrupt-cells = <2>;
|
||
|
|
};
|
||
|
|
|
||
|
|
gpio2: gpio@4804c000 {
|
||
|
|
compatible = "ti,omap4-gpio";
|
||
|
|
ti,hwmods = "gpio2";
|
||
|
|
ti,gpio-always-on;
|
||
|
|
reg = <0x4804c000 0x1000>;
|
||
|
|
interrupts = <98>;
|
||
|
|
gpio-controller;
|
||
|
|
#gpio-cells = <2>;
|
||
|
|
interrupt-controller;
|
||
|
|
#interrupt-cells = <2>;
|
||
|
|
};
|
||
|
|
|
||
|
|
gpmc: gpmc@50000000 {
|
||
|
|
compatible = "ti,am3352-gpmc";
|
||
|
|
ti,hwmods = "gpmc";
|
||
|
|
reg = <0x50000000 0x2000>;
|
||
|
|
#address-cells = <2>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
interrupts = <100>;
|
||
|
|
dmas = <&edma 52 0>;
|
||
|
|
dma-names = "rxtx";
|
||
|
|
gpmc,num-cs = <6>;
|
||
|
|
gpmc,num-waitpins = <2>;
|
||
|
|
interrupt-controller;
|
||
|
|
#interrupt-cells = <2>;
|
||
|
|
gpio-controller;
|
||
|
|
#gpio-cells = <2>;
|
||
|
|
};
|
||
|
|
|
||
|
|
i2c1: i2c@48028000 {
|
||
|
|
compatible = "ti,omap4-i2c";
|
||
|
|
ti,hwmods = "i2c1";
|
||
|
|
reg = <0x48028000 0x1000>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
interrupts = <70>;
|
||
|
|
};
|
||
|
|
|
||
|
|
i2c2: i2c@4802a000 {
|
||
|
|
compatible = "ti,omap4-i2c";
|
||
|
|
ti,hwmods = "i2c2";
|
||
|
|
reg = <0x4802a000 0x1000>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
interrupts = <71>;
|
||
|
|
};
|
||
|
|
|
||
|
|
intc: interrupt-controller@48200000 {
|
||
|
|
compatible = "ti,dm816-intc";
|
||
|
|
interrupt-controller;
|
||
|
|
#interrupt-cells = <1>;
|
||
|
|
reg = <0x48200000 0x1000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
rtc: rtc@480c0000 {
|
||
|
|
compatible = "ti,am3352-rtc", "ti,da830-rtc";
|
||
|
|
reg = <0x480c0000 0x1000>;
|
||
|
|
interrupts = <75 76>;
|
||
|
|
ti,hwmods = "rtc";
|
||
|
|
};
|
||
|
|
|
||
|
|
mailbox: mailbox@480c8000 {
|
||
|
|
compatible = "ti,omap4-mailbox";
|
||
|
|
reg = <0x480c8000 0x2000>;
|
||
|
|
interrupts = <77>;
|
||
|
|
ti,hwmods = "mailbox";
|
||
|
|
#mbox-cells = <1>;
|
||
|
|
ti,mbox-num-users = <4>;
|
||
|
|
ti,mbox-num-fifos = <12>;
|
||
|
|
mbox_dsp: mbox-dsp {
|
||
|
|
ti,mbox-tx = <3 0 0>;
|
||
|
|
ti,mbox-rx = <0 0 0>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
spinbox: spinbox@480ca000 {
|
||
|
|
compatible = "ti,omap4-hwspinlock";
|
||
|
|
reg = <0x480ca000 0x2000>;
|
||
|
|
ti,hwmods = "spinbox";
|
||
|
|
#hwlock-cells = <1>;
|
||
|
|
};
|
||
|
|
|
||
|
|
mdio: mdio@4a100800 {
|
||
|
|
compatible = "ti,davinci_mdio";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
reg = <0x4a100800 0x100>;
|
||
|
|
ti,hwmods = "davinci_mdio";
|
||
|
|
bus_freq = <1000000>;
|
||
|
|
phy0: ethernet-phy@0 {
|
||
|
|
reg = <1>;
|
||
|
|
};
|
||
|
|
phy1: ethernet-phy@1 {
|
||
|
|
reg = <2>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
eth0: ethernet@4a100000 {
|
||
|
|
compatible = "ti,dm816-emac";
|
||
|
|
ti,hwmods = "emac0";
|
||
|
|
reg = <0x4a100000 0x800
|
||
|
|
0x4a100900 0x3700>;
|
||
|
|
clocks = <&sysclk24_ck>;
|
||
|
|
syscon = <&scm_conf>;
|
||
|
|
ti,davinci-ctrl-reg-offset = <0>;
|
||
|
|
ti,davinci-ctrl-mod-reg-offset = <0x900>;
|
||
|
|
ti,davinci-ctrl-ram-offset = <0x2000>;
|
||
|
|
ti,davinci-ctrl-ram-size = <0x2000>;
|
||
|
|
interrupts = <40 41 42 43>;
|
||
|
|
phy-handle = <&phy0>;
|
||
|
|
};
|
||
|
|
|
||
|
|
eth1: ethernet@4a120000 {
|
||
|
|
compatible = "ti,dm816-emac";
|
||
|
|
ti,hwmods = "emac1";
|
||
|
|
reg = <0x4a120000 0x4000>;
|
||
|
|
clocks = <&sysclk24_ck>;
|
||
|
|
syscon = <&scm_conf>;
|
||
|
|
ti,davinci-ctrl-reg-offset = <0>;
|
||
|
|
ti,davinci-ctrl-mod-reg-offset = <0x900>;
|
||
|
|
ti,davinci-ctrl-ram-offset = <0x2000>;
|
||
|
|
ti,davinci-ctrl-ram-size = <0x2000>;
|
||
|
|
interrupts = <44 45 46 47>;
|
||
|
|
phy-handle = <&phy1>;
|
||
|
|
};
|
||
|
|
|
||
|
|
sata: sata@4a140000 {
|
||
|
|
compatible = "ti,dm816-ahci";
|
||
|
|
reg = <0x4a140000 0x10000>;
|
||
|
|
interrupts = <16>;
|
||
|
|
ti,hwmods = "sata";
|
||
|
|
};
|
||
|
|
|
||
|
|
mcspi1: spi@48030000 {
|
||
|
|
compatible = "ti,omap4-mcspi";
|
||
|
|
reg = <0x48030000 0x1000>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
interrupts = <65>;
|
||
|
|
ti,spi-num-cs = <4>;
|
||
|
|
ti,hwmods = "mcspi1";
|
||
|
|
dmas = <&edma 16 0 &edma 17 0
|
||
|
|
&edma 18 0 &edma 19 0
|
||
|
|
&edma 20 0 &edma 21 0
|
||
|
|
&edma 22 0 &edma 23 0>;
|
||
|
|
dma-names = "tx0", "rx0", "tx1", "rx1",
|
||
|
|
"tx2", "rx2", "tx3", "rx3";
|
||
|
|
};
|
||
|
|
|
||
|
|
mmc1: mmc@48060000 {
|
||
|
|
compatible = "ti,omap4-hsmmc";
|
||
|
|
reg = <0x48060000 0x11000>;
|
||
|
|
ti,hwmods = "mmc1";
|
||
|
|
interrupts = <64>;
|
||
|
|
dmas = <&edma 24 0 &edma 25 0>;
|
||
|
|
dma-names = "tx", "rx";
|
||
|
|
};
|
||
|
|
|
||
|
|
timer1_target: target-module@4802e000 {
|
||
|
|
compatible = "ti,sysc-omap4-timer", "ti,sysc";
|
||
|
|
reg = <0x4802e000 0x4>,
|
||
|
|
<0x4802e010 0x4>;
|
||
|
|
reg-names = "rev", "sysc";
|
||
|
|
ti,sysc-mask = <SYSC_OMAP4_SOFTRESET>;
|
||
|
|
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
|
||
|
|
<SYSC_IDLE_NO>,
|
||
|
|
<SYSC_IDLE_SMART>,
|
||
|
|
<SYSC_IDLE_SMART_WKUP>;
|
||
|
|
clocks = <&alwon_clkctrl DM816_TIMER1_CLKCTRL 0>;
|
||
|
|
clock-names = "fck";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0x4802e000 0x1000>;
|
||
|
|
|
||
|
|
timer1: timer@0 {
|
||
|
|
compatible = "ti,dm816-timer";
|
||
|
|
reg = <0 0x1000>;
|
||
|
|
interrupts = <67>;
|
||
|
|
ti,timer-alwon;
|
||
|
|
clocks = <&alwon_clkctrl DM816_TIMER1_CLKCTRL 0>;
|
||
|
|
clock-names = "fck";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
timer2_target: target-module@48040000 {
|
||
|
|
compatible = "ti,sysc-omap4-timer", "ti,sysc";
|
||
|
|
reg = <0x48040000 0x4>,
|
||
|
|
<0x48040010 0x4>;
|
||
|
|
reg-names = "rev", "sysc";
|
||
|
|
ti,sysc-mask = <SYSC_OMAP4_SOFTRESET>;
|
||
|
|
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
|
||
|
|
<SYSC_IDLE_NO>,
|
||
|
|
<SYSC_IDLE_SMART>,
|
||
|
|
<SYSC_IDLE_SMART_WKUP>;
|
||
|
|
clocks = <&alwon_clkctrl DM816_TIMER2_CLKCTRL 0>;
|
||
|
|
clock-names = "fck";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0x0 0x48040000 0x1000>;
|
||
|
|
|
||
|
|
timer2: timer@0 {
|
||
|
|
compatible = "ti,dm816-timer";
|
||
|
|
reg = <0 0x1000>;
|
||
|
|
interrupts = <68>;
|
||
|
|
clocks = <&alwon_clkctrl DM816_TIMER2_CLKCTRL 0>;
|
||
|
|
clock-names = "fck";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
timer3: timer@48042000 {
|
||
|
|
compatible = "ti,dm816-timer";
|
||
|
|
reg = <0x48042000 0x2000>;
|
||
|
|
interrupts = <69>;
|
||
|
|
ti,hwmods = "timer3";
|
||
|
|
};
|
||
|
|
|
||
|
|
timer4: timer@48044000 {
|
||
|
|
compatible = "ti,dm816-timer";
|
||
|
|
reg = <0x48044000 0x2000>;
|
||
|
|
interrupts = <92>;
|
||
|
|
ti,hwmods = "timer4";
|
||
|
|
ti,timer-pwm;
|
||
|
|
};
|
||
|
|
|
||
|
|
timer5: timer@48046000 {
|
||
|
|
compatible = "ti,dm816-timer";
|
||
|
|
reg = <0x48046000 0x2000>;
|
||
|
|
interrupts = <93>;
|
||
|
|
ti,hwmods = "timer5";
|
||
|
|
ti,timer-pwm;
|
||
|
|
};
|
||
|
|
|
||
|
|
timer6: timer@48048000 {
|
||
|
|
compatible = "ti,dm816-timer";
|
||
|
|
reg = <0x48048000 0x2000>;
|
||
|
|
interrupts = <94>;
|
||
|
|
ti,hwmods = "timer6";
|
||
|
|
ti,timer-pwm;
|
||
|
|
};
|
||
|
|
|
||
|
|
timer7: timer@4804a000 {
|
||
|
|
compatible = "ti,dm816-timer";
|
||
|
|
reg = <0x4804a000 0x2000>;
|
||
|
|
interrupts = <95>;
|
||
|
|
ti,hwmods = "timer7";
|
||
|
|
ti,timer-pwm;
|
||
|
|
};
|
||
|
|
|
||
|
|
uart1: uart@48020000 {
|
||
|
|
compatible = "ti,am3352-uart", "ti,omap3-uart";
|
||
|
|
ti,hwmods = "uart1";
|
||
|
|
reg = <0x48020000 0x2000>;
|
||
|
|
clock-frequency = <48000000>;
|
||
|
|
interrupts = <72>;
|
||
|
|
dmas = <&edma 26 0 &edma 27 0>;
|
||
|
|
dma-names = "tx", "rx";
|
||
|
|
};
|
||
|
|
|
||
|
|
uart2: uart@48022000 {
|
||
|
|
compatible = "ti,am3352-uart", "ti,omap3-uart";
|
||
|
|
ti,hwmods = "uart2";
|
||
|
|
reg = <0x48022000 0x2000>;
|
||
|
|
clock-frequency = <48000000>;
|
||
|
|
interrupts = <73>;
|
||
|
|
dmas = <&edma 28 0 &edma 29 0>;
|
||
|
|
dma-names = "tx", "rx";
|
||
|
|
};
|
||
|
|
|
||
|
|
uart3: uart@48024000 {
|
||
|
|
compatible = "ti,am3352-uart", "ti,omap3-uart";
|
||
|
|
ti,hwmods = "uart3";
|
||
|
|
reg = <0x48024000 0x2000>;
|
||
|
|
clock-frequency = <48000000>;
|
||
|
|
interrupts = <74>;
|
||
|
|
dmas = <&edma 30 0 &edma 31 0>;
|
||
|
|
dma-names = "tx", "rx";
|
||
|
|
};
|
||
|
|
|
||
|
|
/* NOTE: USB needs a transceiver driver for phys to work */
|
||
|
|
usb: usb_otg_hs@47401000 {
|
||
|
|
compatible = "ti,am33xx-usb";
|
||
|
|
reg = <0x47401000 0x400000>;
|
||
|
|
ranges;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ti,hwmods = "usb_otg_hs";
|
||
|
|
|
||
|
|
usb0: usb@47401000 {
|
||
|
|
compatible = "ti,musb-dm816";
|
||
|
|
reg = <0x47401400 0x400
|
||
|
|
0x47401000 0x200>;
|
||
|
|
reg-names = "mc", "control";
|
||
|
|
interrupts = <18>;
|
||
|
|
interrupt-names = "mc";
|
||
|
|
dr_mode = "host";
|
||
|
|
interface-type = <0>;
|
||
|
|
phys = <&usb_phy0>;
|
||
|
|
phy-names = "usb2-phy";
|
||
|
|
mentor,multipoint = <1>;
|
||
|
|
mentor,num-eps = <16>;
|
||
|
|
mentor,ram-bits = <12>;
|
||
|
|
mentor,power = <500>;
|
||
|
|
|
||
|
|
dmas = <&cppi41dma 0 0 &cppi41dma 1 0
|
||
|
|
&cppi41dma 2 0 &cppi41dma 3 0
|
||
|
|
&cppi41dma 4 0 &cppi41dma 5 0
|
||
|
|
&cppi41dma 6 0 &cppi41dma 7 0
|
||
|
|
&cppi41dma 8 0 &cppi41dma 9 0
|
||
|
|
&cppi41dma 10 0 &cppi41dma 11 0
|
||
|
|
&cppi41dma 12 0 &cppi41dma 13 0
|
||
|
|
&cppi41dma 14 0 &cppi41dma 0 1
|
||
|
|
&cppi41dma 1 1 &cppi41dma 2 1
|
||
|
|
&cppi41dma 3 1 &cppi41dma 4 1
|
||
|
|
&cppi41dma 5 1 &cppi41dma 6 1
|
||
|
|
&cppi41dma 7 1 &cppi41dma 8 1
|
||
|
|
&cppi41dma 9 1 &cppi41dma 10 1
|
||
|
|
&cppi41dma 11 1 &cppi41dma 12 1
|
||
|
|
&cppi41dma 13 1 &cppi41dma 14 1>;
|
||
|
|
dma-names =
|
||
|
|
"rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
|
||
|
|
"rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
|
||
|
|
"rx14", "rx15",
|
||
|
|
"tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
|
||
|
|
"tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
|
||
|
|
"tx14", "tx15";
|
||
|
|
};
|
||
|
|
|
||
|
|
usb1: usb@47401800 {
|
||
|
|
compatible = "ti,musb-dm816";
|
||
|
|
reg = <0x47401c00 0x400
|
||
|
|
0x47401800 0x200>;
|
||
|
|
reg-names = "mc", "control";
|
||
|
|
interrupts = <19>;
|
||
|
|
interrupt-names = "mc";
|
||
|
|
dr_mode = "host";
|
||
|
|
interface-type = <0>;
|
||
|
|
phys = <&usb_phy1>;
|
||
|
|
phy-names = "usb2-phy";
|
||
|
|
mentor,multipoint = <1>;
|
||
|
|
mentor,num-eps = <16>;
|
||
|
|
mentor,ram-bits = <12>;
|
||
|
|
mentor,power = <500>;
|
||
|
|
|
||
|
|
dmas = <&cppi41dma 15 0 &cppi41dma 16 0
|
||
|
|
&cppi41dma 17 0 &cppi41dma 18 0
|
||
|
|
&cppi41dma 19 0 &cppi41dma 20 0
|
||
|
|
&cppi41dma 21 0 &cppi41dma 22 0
|
||
|
|
&cppi41dma 23 0 &cppi41dma 24 0
|
||
|
|
&cppi41dma 25 0 &cppi41dma 26 0
|
||
|
|
&cppi41dma 27 0 &cppi41dma 28 0
|
||
|
|
&cppi41dma 29 0 &cppi41dma 15 1
|
||
|
|
&cppi41dma 16 1 &cppi41dma 17 1
|
||
|
|
&cppi41dma 18 1 &cppi41dma 19 1
|
||
|
|
&cppi41dma 20 1 &cppi41dma 21 1
|
||
|
|
&cppi41dma 22 1 &cppi41dma 23 1
|
||
|
|
&cppi41dma 24 1 &cppi41dma 25 1
|
||
|
|
&cppi41dma 26 1 &cppi41dma 27 1
|
||
|
|
&cppi41dma 28 1 &cppi41dma 29 1>;
|
||
|
|
dma-names =
|
||
|
|
"rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
|
||
|
|
"rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
|
||
|
|
"rx14", "rx15",
|
||
|
|
"tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
|
||
|
|
"tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
|
||
|
|
"tx14", "tx15";
|
||
|
|
};
|
||
|
|
|
||
|
|
cppi41dma: dma-controller@47402000 {
|
||
|
|
compatible = "ti,am3359-cppi41";
|
||
|
|
reg = <0x47400000 0x1000
|
||
|
|
0x47402000 0x1000
|
||
|
|
0x47403000 0x1000
|
||
|
|
0x47404000 0x4000>;
|
||
|
|
reg-names = "glue", "controller", "scheduler", "queuemgr";
|
||
|
|
interrupts = <17>;
|
||
|
|
interrupt-names = "glue";
|
||
|
|
#dma-cells = <2>;
|
||
|
|
/* For backwards compatibility: */
|
||
|
|
#dma-channels = <30>;
|
||
|
|
dma-channels = <30>;
|
||
|
|
#dma-requests = <256>;
|
||
|
|
dma-requests = <256>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
wd_timer2: wd_timer@480c2000 {
|
||
|
|
compatible = "ti,omap3-wdt";
|
||
|
|
ti,hwmods = "wd_timer";
|
||
|
|
reg = <0x480c2000 0x1000>;
|
||
|
|
interrupts = <0>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
#include "dm816x-clocks.dtsi"
|
||
|
|
|
||
|
|
/* Preferred always-on timer for clocksource */
|
||
|
|
&timer1_target {
|
||
|
|
ti,no-reset-on-init;
|
||
|
|
ti,no-idle;
|
||
|
|
timer@0 {
|
||
|
|
assigned-clocks = <&timer1_fck>;
|
||
|
|
assigned-clock-parents = <&sys_clkin_ck>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Preferred timer for clockevent */
|
||
|
|
&timer2_target {
|
||
|
|
ti,no-reset-on-init;
|
||
|
|
ti,no-idle;
|
||
|
|
timer@0 {
|
||
|
|
assigned-clocks = <&timer2_fck>;
|
||
|
|
assigned-clock-parents = <&sys_clkin_ck>;
|
||
|
|
};
|
||
|
|
};
|