160 lines
6.5 KiB
ArmAsm
160 lines
6.5 KiB
ArmAsm
// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sve 2>&1 < %s| FileCheck %s
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// Invalid operand (.b, .h)
|
|
|
|
ldff1w z12.b, p7/z, [x0]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
|
|
// CHECK-NEXT: ldff1w z12.b, p7/z, [x0]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ldff1w z4.h, p7/z, [x0]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
|
|
// CHECK-NEXT: ldff1w z4.h, p7/z, [x0]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// restricted predicate has range [0, 7].
|
|
|
|
ldff1w z12.s, p8/z, [x0]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid restricted predicate register, expected p0..p7 (without element suffix)
|
|
// CHECK-NEXT: ldff1w z12.s, p8/z, [x0]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ldff1w z4.d, p8/z, [x0]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid restricted predicate register, expected p0..p7 (without element suffix)
|
|
// CHECK-NEXT: ldff1w z4.d, p8/z, [x0]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// Invalid scalar + scalar addressing modes
|
|
|
|
ldff1w z0.s, p0/z, [x0, sp]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: register must be x0..x30 or xzr, with required shift 'lsl #2'
|
|
// CHECK-NEXT: ldff1w z0.s, p0/z, [x0, sp]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ldff1w z0.s, p0/z, [x0, x0, lsl #3]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: register must be x0..x30 or xzr, with required shift 'lsl #2'
|
|
// CHECK-NEXT: ldff1w z0.s, p0/z, [x0, x0, lsl #3]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ldff1w z0.s, p0/z, [x0, w0]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: register must be x0..x30 or xzr, with required shift 'lsl #2'
|
|
// CHECK-NEXT: ldff1w z0.s, p0/z, [x0, w0]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ldff1w z0.s, p0/z, [x0, w0, uxtw]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: register must be x0..x30 or xzr, with required shift 'lsl #2'
|
|
// CHECK-NEXT: ldff1w z0.s, p0/z, [x0, w0, uxtw]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// Invalid scalar + vector addressing modes
|
|
|
|
ldff1w z0.d, p0/z, [x0, z0.h]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand
|
|
// CHECK-NEXT: ldff1w z0.d, p0/z, [x0, z0.h]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ldff1w z0.d, p0/z, [x0, z0.s]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand
|
|
// CHECK-NEXT: ldff1w z0.d, p0/z, [x0, z0.s]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ldff1w z0.s, p0/z, [x0, z0.s]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid shift/extend specified, expected 'z[0..31].s, (uxtw|sxtw)'
|
|
// CHECK-NEXT: ldff1w z0.s, p0/z, [x0, z0.s]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ldff1w z0.s, p0/z, [x0, z0.s, uxtw #3]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid shift/extend specified, expected 'z[0..31].s, (uxtw|sxtw) #2'
|
|
// CHECK-NEXT: ldff1w z0.s, p0/z, [x0, z0.s, uxtw #3]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ldff1w z0.s, p0/z, [x0, z0.s, lsl #2]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid shift/extend specified, expected 'z[0..31].s, (uxtw|sxtw) #2'
|
|
// CHECK-NEXT: ldff1w z0.s, p0/z, [x0, z0.s, lsl #2]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ldff1w z0.d, p0/z, [x0, z0.d, lsl #3]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid shift/extend specified, expected 'z[0..31].d, (lsl|uxtw|sxtw) #2'
|
|
// CHECK-NEXT: ldff1w z0.d, p0/z, [x0, z0.d, lsl #3]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ldff1w z0.d, p0/z, [x0, z0.d, sxtw #3]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid shift/extend specified, expected 'z[0..31].d, (lsl|uxtw|sxtw) #2'
|
|
// CHECK-NEXT: ldff1w z0.d, p0/z, [x0, z0.d, sxtw #3]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// Invalid vector + immediate addressing modes
|
|
|
|
ldff1w z0.s, p0/z, [z0.s, #-4]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: index must be a multiple of 4 in range [0, 124].
|
|
// CHECK-NEXT: ldff1w z0.s, p0/z, [z0.s, #-4]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ldff1w z0.s, p0/z, [z0.s, #-1]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: index must be a multiple of 4 in range [0, 124].
|
|
// CHECK-NEXT: ldff1w z0.s, p0/z, [z0.s, #-1]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ldff1w z0.s, p0/z, [z0.s, #125]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: index must be a multiple of 4 in range [0, 124].
|
|
// CHECK-NEXT: ldff1w z0.s, p0/z, [z0.s, #125]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ldff1w z0.s, p0/z, [z0.s, #128]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: index must be a multiple of 4 in range [0, 124].
|
|
// CHECK-NEXT: ldff1w z0.s, p0/z, [z0.s, #128]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ldff1w z0.s, p0/z, [z0.s, #3]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: index must be a multiple of 4 in range [0, 124].
|
|
// CHECK-NEXT: ldff1w z0.s, p0/z, [z0.s, #3]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ldff1w z0.d, p0/z, [z0.d, #-4]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: index must be a multiple of 4 in range [0, 124].
|
|
// CHECK-NEXT: ldff1w z0.d, p0/z, [z0.d, #-4]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ldff1w z0.d, p0/z, [z0.d, #-1]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: index must be a multiple of 4 in range [0, 124].
|
|
// CHECK-NEXT: ldff1w z0.d, p0/z, [z0.d, #-1]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ldff1w z0.d, p0/z, [z0.d, #125]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: index must be a multiple of 4 in range [0, 124].
|
|
// CHECK-NEXT: ldff1w z0.d, p0/z, [z0.d, #125]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ldff1w z0.d, p0/z, [z0.d, #128]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: index must be a multiple of 4 in range [0, 124].
|
|
// CHECK-NEXT: ldff1w z0.d, p0/z, [z0.d, #128]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ldff1w z0.d, p0/z, [z0.d, #3]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: index must be a multiple of 4 in range [0, 124].
|
|
// CHECK-NEXT: ldff1w z0.d, p0/z, [z0.d, #3]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// Negative tests for instructions that are incompatible with movprfx
|
|
|
|
movprfx z0.d, p0/z, z7.d
|
|
ldff1w { z0.d }, p0/z, [z0.d]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: instruction is unpredictable when following a movprfx, suggest replacing movprfx with mov
|
|
// CHECK-NEXT: ldff1w { z0.d }, p0/z, [z0.d]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
movprfx z0, z7
|
|
ldff1w { z0.d }, p0/z, [z0.d]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: instruction is unpredictable when following a movprfx, suggest replacing movprfx with mov
|
|
// CHECK-NEXT: ldff1w { z0.d }, p0/z, [z0.d]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|