1109 lines
46 KiB
ArmAsm
1109 lines
46 KiB
ArmAsm
// RUN: not llvm-mc -arch=amdgcn -mcpu=gfx1010 -mattr=+wavefrontsize32,-wavefrontsize64 %s 2>&1 | FileCheck --implicit-check-not=error: %s
|
|
// RUN: not llvm-mc -arch=amdgcn -mcpu=gfx1010 -mattr=-wavefrontsize32,+wavefrontsize64 %s 2>&1 | FileCheck --implicit-check-not=error: %s
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Unsupported instructions.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
buffer_atomic_add_f32 v255, off, s[8:11], s3 offset:4095
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
buffer_atomic_pk_add_f16 v255, off, s[8:11], s3 offset:4095
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
buffer_store_lds_dword s[4:7], s0 lds
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
buffer_wbinvl1_vol
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
global_atomic_add_f32 v[1:2], v2, off
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
global_atomic_pk_add_f16 v[1:2], v2, off
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
s_cbranch_g_fork -1, s[4:5]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
s_cbranch_i_fork exec, 12609
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
s_cbranch_join 1
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
s_dcache_inv_vol
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
s_dcache_wb_vol
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
s_rfe_restore_b64 -1, s2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
s_set_gpr_idx_idx -1
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
s_set_gpr_idx_mode 0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
s_set_gpr_idx_off
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
s_set_gpr_idx_on -1, 0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
s_setvskip -1, s2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_accvgpr_read_b32 a0, a0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_accvgpr_write_b32 a0, 65
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_add_i16 v255, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_add_i32 lds_direct, v0, v0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_add_i32_e32 v0, vcc, 0.5, v0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_add_i32_e64 v1, s[0:1], v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_add_u16 v0, (i1+100)*2, v0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_add_u16_dpp v255, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_add_u16_e64 v255, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_add_u16_sdwa v0, scc, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_add_u32 v0, execz, v0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_add_u32_dpp v255, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_add_u32_e32 v1, s1, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_add_u32_e64 v0, scc, v0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_add_u32_sdwa v1, vcc, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:BYTE_2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_addc_co_u32 v0, vcc, shared_base, v0, vcc
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_addc_co_u32_dpp v255, vcc, v1, v2, vcc quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_addc_co_u32_e32 v3, vcc, 12345, v3, vcc
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_addc_co_u32_e64 v255, s[12:13], v1, v2, s[6:7]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_addc_co_u32_sdwa v1, vcc, v2, v3, vcc dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:BYTE_2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_addc_u32 v0, vcc, exec_hi, v0, vcc
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_addc_u32_dpp v255, vcc, v1, v2, vcc quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_addc_u32_e32 v1, -1, v2, v3, s0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_addc_u32_e64 v0, s[0:1], s0, s0, s[0:1]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_addc_u32_sdwa v1, vcc, v2, v3, vcc dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:BYTE_2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_ashr_i32 v255, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_ashr_i32_e64 v255, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_ashr_i64 v[254:255], v[1:2], v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmp_f_i16 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmp_f_i16_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmp_f_i16_sdwa flat_scratch, v1, v2 src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmp_f_u16 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmp_f_u16_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmp_f_u16_sdwa flat_scratch, v1, v2 src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmp_t_i16 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmp_t_i16_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmp_t_i16_sdwa flat_scratch, v1, v2 src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmp_t_u16 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmp_t_u16_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmp_t_u16_sdwa flat_scratch, v1, v2 src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_eq_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_eq_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_eq_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_eq_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_f_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_f_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_f_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_f_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_ge_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_ge_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_ge_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_ge_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_gt_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_gt_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_gt_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_gt_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_le_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_le_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_le_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_le_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_lg_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_lg_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_lg_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_lg_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_lt_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_lt_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_lt_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_lt_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_neq_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_neq_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_neq_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_neq_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_nge_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_nge_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_nge_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_nge_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_ngt_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_ngt_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_ngt_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_ngt_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_nle_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_nle_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_nle_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_nle_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_nlg_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_nlg_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_nlg_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_nlg_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_nlt_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_nlt_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_nlt_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_nlt_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_o_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_o_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_o_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_o_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_tru_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_tru_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_tru_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_tru_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_u_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_u_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_u_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmps_u_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_eq_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_eq_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_eq_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_eq_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_f_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_f_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_f_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_f_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_ge_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_ge_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_ge_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_ge_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_gt_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_gt_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_gt_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_gt_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_le_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_le_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_le_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_le_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_lg_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_lg_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_lg_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_lg_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_lt_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_lt_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_lt_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_lt_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_neq_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_neq_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_neq_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_neq_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_nge_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_nge_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_nge_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_nge_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_ngt_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_ngt_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_ngt_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_ngt_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_nle_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_nle_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_nle_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_nle_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_nlg_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_nlg_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_nlg_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_nlg_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_nlt_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_nlt_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_nlt_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_nlt_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_o_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_o_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_o_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_o_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_tru_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_tru_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_tru_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_tru_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_u_f32 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_u_f32_e64 flat_scratch, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_u_f64 vcc, -1, v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpsx_u_f64_e64 flat_scratch, v[1:2], v[2:3]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpx_f_i16 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpx_f_i16_e64 exec, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpx_f_i16_sdwa flat_scratch, v1, v2 src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpx_f_u16 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpx_f_u16_e64 exec, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpx_f_u16_sdwa flat_scratch, v1, v2 src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpx_t_i16 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpx_t_i16_e64 exec, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpx_t_i16_sdwa flat_scratch, v1, v2 src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpx_t_u16 vcc, -1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpx_t_u16_e64 exec, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cmpx_t_u16_sdwa flat_scratch, v1, v2 src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cvt_pkaccum_u8_f32 v1, v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_cvt_pkaccum_u8_f32_e64 v255, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_div_fixup_legacy_f16 v255, v1, v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_div_fixup_legacy_f16_e64 v5, 0.5, v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_dot2_f32_f16 v0, -v1, -v2, -v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_dot2_i32_i16 v0, -v1, -v2, -v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_dot2_u32_u16 v0, -v1, -v2, -v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_dot2c_f32_f16 v0, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_dot2c_f32_f16_dpp v255, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_dot2c_f32_f16_e32 v255, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_dot2c_i32_i16 v0, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_dot2c_i32_i16_dpp v255, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_dot4_i32_i8 v0, v1, v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_dot4_u32_u8 v0, v1, v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_dot4c_i32_i8 v0, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_dot4c_i32_i8_dpp v255, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_dot4c_i32_i8_e32 v255, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_dot8_i32_i4 v0, v1, v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_dot8_u32_u4 v0, v1, v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_dot8c_i32_i4 v0, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_dot8c_i32_i4_dpp v255, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_exp_legacy_f32 v1, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_exp_legacy_f32_dpp v255, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_exp_legacy_f32_e64 v255, v1
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_exp_legacy_f32_sdwa v255, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_fma_legacy_f16 v255, v1, v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_fma_legacy_f16_e64 v5, v1, v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_interp_p2_legacy_f16 v255, v2, attr0.x, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_log_clamp_f32 v1, 0.5
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_log_clamp_f32_e64 v255, v1
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_log_legacy_f32 v1, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_log_legacy_f32_dpp v255, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_log_legacy_f32_e64 v255, v1
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_log_legacy_f32_sdwa v255, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_lshl_b32 v255, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_lshl_b32_e64 v255, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_lshl_b64 v[254:255], v[1:2], v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_lshr_b32 v255, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_lshr_b32_e64 v255, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_lshr_b64 v[254:255], v[1:2], v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mac_f16 v1, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:BYTE_2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mac_f16_dpp v255, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mac_f16_e64 v0, -4.0, flat_scratch_lo
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mac_f16_sdwa v255, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mad_f16 v255, v1, v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mad_f16_e64 v5, 0.5, v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mad_legacy_f16 v255, v1, v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mad_legacy_f16_e64 v5, 0.5, v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mad_legacy_i16 v255, v1, v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mad_legacy_i16_e64 v5, 0, v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mad_legacy_u16 v255, v1, v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mad_legacy_u16_e64 v5, 0, v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mad_mix_f32 v0, -abs(v1), v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mad_mixhi_f16 v0, -v1, abs(v2), -abs(v3)
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mad_mixlo_f16 v0, abs(v1), -v2, abs(v3)
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_madak_f16 v0, src_lds_direct, v0, 0x1121
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_madmk_f16 v0, src_lds_direct, 0x1121, v0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_max_legacy_f32 v255, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_max_legacy_f32_e64 v255, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mfma_f32_16x16x16f16 a[0:3], a[0:1], a[1:2], -2.0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mfma_f32_16x16x1f32 a[0:15], a0, a1, -2.0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mfma_f32_16x16x2bf16 a[0:15], a0, a1, -2.0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mfma_f32_16x16x4f16 a[0:15], a[0:1], a[1:2], -2.0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mfma_f32_16x16x4f32 a[0:3], a0, a1, -2.0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mfma_f32_16x16x8bf16 a[0:3], a0, a1, -2.0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mfma_f32_32x32x1f32 a[0:31], 1, v1, a[1:32]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mfma_f32_32x32x2bf16 a[0:31], a0, a1, -2.0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mfma_f32_32x32x2f32 a[0:15], a0, a1, -2.0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mfma_f32_32x32x4bf16 a[0:15], a0, a1, -2.0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mfma_f32_32x32x4f16 a[0:31], a[0:1], a[1:2], -2.0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mfma_f32_32x32x8f16 a[0:15], a[0:1], a[1:2], -2.0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mfma_f32_4x4x1f32 a[0:3], a0, a1, -2.0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mfma_f32_4x4x2bf16 a[0:3], a0, a1, -2.0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mfma_f32_4x4x4f16 a[0:3], a[0:1], a[1:2], -2.0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mfma_i32_16x16x16i8 a[0:3], a0, a1, 2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mfma_i32_16x16x4i8 a[0:15], a0, a1, 2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mfma_i32_32x32x4i8 a[0:31], a0, a1, 2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mfma_i32_32x32x8i8 a[0:15], a0, a1, 2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_mfma_i32_4x4x4i8 a[0:3], a0, a1, 2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_min_legacy_f32 v255, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_min_legacy_f32_e64 v255, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_rcp_clamp_f32 v255, v1
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_rcp_clamp_f32_e64 v255, v1
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_rcp_clamp_f64 v[254:255], v[1:2]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_rcp_clamp_f64_e64 v[254:255], v[1:2]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_rcp_legacy_f32 v255, v1
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_rcp_legacy_f32_e64 v255, v1
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_rsq_clamp_f32 v255, v1
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_rsq_clamp_f32_e64 v255, v1
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_rsq_clamp_f64 v[254:255], v[1:2]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_rsq_clamp_f64_e64 v[254:255], v[1:2]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_rsq_legacy_f32 v255, v1
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_rsq_legacy_f32_e64 v255, v1
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_screen_partition_4se_b32 v5, -1
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_screen_partition_4se_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 bound_ctrl:0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_screen_partition_4se_b32_e64 v5, -1
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_screen_partition_4se_b32_sdwa v5, v1 src0_sel:BYTE_0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_sub_i16 v255, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_sub_i32 v1, s[0:1], v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_sub_i32_e64 v255, s[12:13], v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_sub_u16 v1, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:BYTE_2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_sub_u16_dpp v255, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_sub_u16_e64 v255, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_sub_u16_sdwa v255, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_sub_u32 v1, 4.0, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_sub_u32_dpp v255, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_sub_u32_e32 v1, s1, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_sub_u32_e64 v255, s[12:13], v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_sub_u32_sdwa v1, vcc, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:BYTE_2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subb_co_u32 v1, vcc, v2, v3, vcc row_shl:1 row_mask:0xa bank_mask:0x1 bound_ctrl:0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subb_co_u32_dpp v255, vcc, v1, v2, vcc quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subb_co_u32_e64 v255, s[12:13], v1, v2, s[6:7]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subb_co_u32_sdwa v1, vcc, v2, v3, vcc dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:BYTE_2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subb_u32 v1, s[0:1], v2, v3, vcc
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subb_u32_dpp v255, vcc, v1, v2, vcc quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subb_u32_e64 v255, s[12:13], v1, v2, s[6:7]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subb_u32_sdwa v1, vcc, v2, v3, vcc dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:BYTE_2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subbrev_co_u32 v0, vcc, src_lds_direct, v0, vcc
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subbrev_co_u32_dpp v255, vcc, v1, v2, vcc quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subbrev_co_u32_e64 v255, s[12:13], v1, v2, s[6:7]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subbrev_co_u32_sdwa v1, vcc, v2, v3, vcc dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:BYTE_2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subbrev_u32 v1, s[0:1], v2, v3, vcc
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subbrev_u32_dpp v255, vcc, v1, v2, vcc quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subbrev_u32_e64 v255, s[12:13], v1, v2, s[6:7]
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subbrev_u32_sdwa v1, vcc, v2, v3, vcc dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:BYTE_2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subrev_i32 v1, s[0:1], v2, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subrev_i32_e64 v255, s[12:13], v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subrev_u16 v0, src_lds_direct, v0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subrev_u16_dpp v255, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subrev_u16_e64 v255, v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subrev_u16_sdwa v255, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subrev_u32 v0, src_lds_direct, v0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subrev_u32_dpp v255, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subrev_u32_e32 v1, s1, v3
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subrev_u32_e64 v255, s[12:13], v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
v_subrev_u32_sdwa v1, vcc, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:BYTE_2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: instruction not supported on this GPU
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Unsupported e32 variants.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
v_add_co_u32_e32 v2, vcc, s0, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: e32 variant of this instruction is not supported
|
|
|
|
v_sub_co_u32_e32 v2, vcc, s0, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: e32 variant of this instruction is not supported
|
|
|
|
v_subrev_co_u32_e32 v2, vcc, s0, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: e32 variant of this instruction is not supported
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Unsupported e64 variants.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
v_swap_b32_e64 v1, v2
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: e64 variant of this instruction is not supported
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Unsupported dpp variants.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
v_add_co_u32_dpp v255, vcc, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: dpp variant of this instruction is not supported
|
|
|
|
v_ashrrev_i16_dpp v255, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: dpp variant of this instruction is not supported
|
|
|
|
v_lshlrev_b16_dpp v255, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: dpp variant of this instruction is not supported
|
|
|
|
v_lshrrev_b16_dpp v255, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: dpp variant of this instruction is not supported
|
|
|
|
v_mac_legacy_f32_dpp v255, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: dpp variant of this instruction is not supported
|
|
|
|
v_max_i16_dpp v255, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: dpp variant of this instruction is not supported
|
|
|
|
v_max_u16_dpp v255, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: dpp variant of this instruction is not supported
|
|
|
|
v_min_i16_dpp v255, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: dpp variant of this instruction is not supported
|
|
|
|
v_min_u16_dpp v255, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: dpp variant of this instruction is not supported
|
|
|
|
v_mul_lo_u16_dpp v255, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: dpp variant of this instruction is not supported
|
|
|
|
v_sub_co_u32_dpp v255, vcc, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: dpp variant of this instruction is not supported
|
|
|
|
v_subrev_co_u32_dpp v255, vcc, v1, v2 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: dpp variant of this instruction is not supported
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Unsupported sdwa variants.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
v_add_co_u32_sdwa v0, v0, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: sdwa variant of this instruction is not supported
|
|
|
|
v_ashrrev_i16_sdwa v255, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: sdwa variant of this instruction is not supported
|
|
|
|
v_lshlrev_b16_sdwa v255, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: sdwa variant of this instruction is not supported
|
|
|
|
v_lshrrev_b16_sdwa v255, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: sdwa variant of this instruction is not supported
|
|
|
|
v_mac_f32_sdwa v255, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: sdwa variant of this instruction is not supported
|
|
|
|
v_mac_legacy_f32_sdwa v255, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: sdwa variant of this instruction is not supported
|
|
|
|
v_max_i16_sdwa v255, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: sdwa variant of this instruction is not supported
|
|
|
|
v_max_u16_sdwa v255, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: sdwa variant of this instruction is not supported
|
|
|
|
v_min_i16_sdwa v255, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: sdwa variant of this instruction is not supported
|
|
|
|
v_min_u16_sdwa v255, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: sdwa variant of this instruction is not supported
|
|
|
|
v_mul_lo_u16_sdwa v255, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: sdwa variant of this instruction is not supported
|
|
|
|
v_sub_co_u32_sdwa v0, v0, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: sdwa variant of this instruction is not supported
|
|
|
|
v_subrev_co_u32_sdwa v0, v0, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
|
|
// CHECK: :[[@LINE-1]]:{{[0-9]+}}: error: sdwa variant of this instruction is not supported
|