llvm-for-llvmta/test/CodeGen/AMDGPU/GlobalISel/regbankselect-fpext.mir

33 lines
959 B
YAML

# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=regbankselect %s -verify-machineinstrs -o - -regbankselect-fast | FileCheck %s
# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=regbankselect %s -verify-machineinstrs -o - -regbankselect-greedy | FileCheck %s
---
name: fpext_s
legalized: true
body: |
bb.0:
liveins: $sgpr0
; CHECK-LABEL: name: fpext_s
; CHECK: [[COPY:%[0-9]+]]:sgpr(s32) = COPY $sgpr0
; CHECK: [[COPY1:%[0-9]+]]:vgpr(s32) = COPY [[COPY]](s32)
; CHECK: [[FPEXT:%[0-9]+]]:vgpr(s64) = G_FPEXT [[COPY1]](s32)
%0:_(s32) = COPY $sgpr0
%1:_(s64) = G_FPEXT %0
...
---
name: fpext_v
legalized: true
body: |
bb.0:
liveins: $vgpr0
; CHECK-LABEL: name: fpext_v
; CHECK: [[COPY:%[0-9]+]]:vgpr(s32) = COPY $vgpr0
; CHECK: [[FPEXT:%[0-9]+]]:vgpr(s64) = G_FPEXT [[COPY]](s32)
%0:_(s32) = COPY $vgpr0
%1:_(s64) = G_FPEXT %0
...