71 lines
2.7 KiB
LLVM
71 lines
2.7 KiB
LLVM
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
||
|
|
; RUN: llc -mtriple=thumbv8.1m.main -mattr=+mve.fp -verify-machineinstrs -o - %s | FileCheck %s
|
||
|
|
|
||
|
|
define arm_aapcs_vfpcc <8 x half> @test_vmaxnmaq_f16(<8 x half> %a, <8 x half> %b) local_unnamed_addr #0 {
|
||
|
|
; CHECK-LABEL: test_vmaxnmaq_f16:
|
||
|
|
; CHECK: @ %bb.0: @ %entry
|
||
|
|
; CHECK-NEXT: vmaxnma.f16 q0, q1
|
||
|
|
; CHECK-NEXT: bx lr
|
||
|
|
entry:
|
||
|
|
%0 = tail call <8 x half> @llvm.fabs.v8f16(<8 x half> %a)
|
||
|
|
%1 = tail call <8 x half> @llvm.fabs.v8f16(<8 x half> %b)
|
||
|
|
%2 = tail call <8 x half> @llvm.maxnum.v8f16(<8 x half> %0, <8 x half> %1)
|
||
|
|
ret <8 x half> %2
|
||
|
|
}
|
||
|
|
|
||
|
|
declare <8 x half> @llvm.fabs.v8f16(<8 x half>) #1
|
||
|
|
|
||
|
|
declare <8 x half> @llvm.maxnum.v8f16(<8 x half>, <8 x half>) #1
|
||
|
|
|
||
|
|
define arm_aapcs_vfpcc <4 x float> @test_vmaxnmaq_f32(<4 x float> %a, <4 x float> %b) local_unnamed_addr #0 {
|
||
|
|
; CHECK-LABEL: test_vmaxnmaq_f32:
|
||
|
|
; CHECK: @ %bb.0: @ %entry
|
||
|
|
; CHECK-NEXT: vmaxnma.f32 q0, q1
|
||
|
|
; CHECK-NEXT: bx lr
|
||
|
|
entry:
|
||
|
|
%0 = tail call <4 x float> @llvm.fabs.v4f32(<4 x float> %a)
|
||
|
|
%1 = tail call <4 x float> @llvm.fabs.v4f32(<4 x float> %b)
|
||
|
|
%2 = tail call <4 x float> @llvm.maxnum.v4f32(<4 x float> %0, <4 x float> %1)
|
||
|
|
ret <4 x float> %2
|
||
|
|
}
|
||
|
|
|
||
|
|
declare <4 x float> @llvm.fabs.v4f32(<4 x float>) #1
|
||
|
|
|
||
|
|
declare <4 x float> @llvm.maxnum.v4f32(<4 x float>, <4 x float>) #1
|
||
|
|
|
||
|
|
define arm_aapcs_vfpcc <8 x half> @test_vmaxnmaq_m_f16(<8 x half> %a, <8 x half> %b, i16 zeroext %p) local_unnamed_addr #0 {
|
||
|
|
; CHECK-LABEL: test_vmaxnmaq_m_f16:
|
||
|
|
; CHECK: @ %bb.0: @ %entry
|
||
|
|
; CHECK-NEXT: vmsr p0, r0
|
||
|
|
; CHECK-NEXT: vpst
|
||
|
|
; CHECK-NEXT: vmaxnmat.f16 q0, q1
|
||
|
|
; CHECK-NEXT: bx lr
|
||
|
|
entry:
|
||
|
|
%0 = zext i16 %p to i32
|
||
|
|
%1 = tail call <8 x i1> @llvm.arm.mve.pred.i2v.v8i1(i32 %0)
|
||
|
|
%2 = tail call <8 x half> @llvm.arm.mve.vmaxnma.predicated.v8f16.v8i1(<8 x half> %a, <8 x half> %b, <8 x i1> %1)
|
||
|
|
ret <8 x half> %2
|
||
|
|
}
|
||
|
|
|
||
|
|
declare <8 x i1> @llvm.arm.mve.pred.i2v.v8i1(i32) #2
|
||
|
|
|
||
|
|
declare <8 x half> @llvm.arm.mve.vmaxnma.predicated.v8f16.v8i1(<8 x half>, <8 x half>, <8 x i1>) #2
|
||
|
|
|
||
|
|
define arm_aapcs_vfpcc <4 x float> @test_vmaxnmaq_m_f32(<4 x float> %a, <4 x float> %b, i16 zeroext %p) local_unnamed_addr #0 {
|
||
|
|
; CHECK-LABEL: test_vmaxnmaq_m_f32:
|
||
|
|
; CHECK: @ %bb.0: @ %entry
|
||
|
|
; CHECK-NEXT: vmsr p0, r0
|
||
|
|
; CHECK-NEXT: vpst
|
||
|
|
; CHECK-NEXT: vmaxnmat.f32 q0, q1
|
||
|
|
; CHECK-NEXT: bx lr
|
||
|
|
entry:
|
||
|
|
%0 = zext i16 %p to i32
|
||
|
|
%1 = tail call <4 x i1> @llvm.arm.mve.pred.i2v.v4i1(i32 %0)
|
||
|
|
%2 = tail call <4 x float> @llvm.arm.mve.vmaxnma.predicated.v4f32.v4i1(<4 x float> %a, <4 x float> %b, <4 x i1> %1)
|
||
|
|
ret <4 x float> %2
|
||
|
|
}
|
||
|
|
|
||
|
|
declare <4 x i1> @llvm.arm.mve.pred.i2v.v4i1(i32) #2
|
||
|
|
|
||
|
|
declare <4 x float> @llvm.arm.mve.vmaxnma.predicated.v4f32.v4i1(<4 x float>, <4 x float>, <4 x i1>) #2
|