llvm-for-llvmta/test/CodeGen/SystemZ/asm-01.ll

62 lines
1.4 KiB
LLVM
Raw Normal View History

2022-04-25 10:02:23 +02:00
; Test the "Q" asm constraint, which accepts addresses that have a base
; and a 12-bit displacement.
;
; RUN: llc < %s -mtriple=s390x-linux-gnu -no-integrated-as | FileCheck %s
; Check the lowest range.
define void @f1(i64 %base) {
; CHECK-LABEL: f1:
; CHECK: blah 0(%r2)
; CHECK: br %r14
%addr = inttoptr i64 %base to i64 *
call void asm "blah $0", "=*Q" (i64 *%addr)
ret void
}
; Check the next lowest byte.
define void @f2(i64 %base) {
; CHECK-LABEL: f2:
; CHECK: aghi %r2, -1
; CHECK: blah 0(%r2)
; CHECK: br %r14
%add = add i64 %base, -1
%addr = inttoptr i64 %add to i64 *
call void asm "blah $0", "=*Q" (i64 *%addr)
ret void
}
; Check the highest range.
define void @f3(i64 %base) {
; CHECK-LABEL: f3:
; CHECK: blah 4095(%r2)
; CHECK: br %r14
%add = add i64 %base, 4095
%addr = inttoptr i64 %add to i64 *
call void asm "blah $0", "=*Q" (i64 *%addr)
ret void
}
; Check the next highest byte.
define void @f4(i64 %base) {
; CHECK-LABEL: f4:
; CHECK: aghi %r2, 4096
; CHECK: blah 0(%r2)
; CHECK: br %r14
%add = add i64 %base, 4096
%addr = inttoptr i64 %add to i64 *
call void asm "blah $0", "=*Q" (i64 *%addr)
ret void
}
; Check that indices aren't allowed
define void @f5(i64 %base, i64 %index) {
; CHECK-LABEL: f5:
; CHECK: agr %r2, %r3
; CHECK: blah 0(%r2)
; CHECK: br %r14
%add = add i64 %base, %index
%addr = inttoptr i64 %add to i64 *
call void asm "blah $0", "=*Q" (i64 *%addr)
ret void
}