221 lines
6.6 KiB
LLVM
221 lines
6.6 KiB
LLVM
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
||
|
|
; RUN: llc < %s -mtriple=thumbv6m-none-eabi | FileCheck %s --check-prefix=CHECK-T1
|
||
|
|
; RUN: llc < %s -mtriple=thumbv7m-none-eabi | FileCheck %s --check-prefix=CHECK-T2
|
||
|
|
; RUN: llc < %s -mtriple=thumbv7em-none-eabi | FileCheck %s --check-prefix=CHECK-T2
|
||
|
|
; RUN: llc < %s -mtriple=armv8a-none-eabi | FileCheck %s --check-prefix=CHECK-ARM
|
||
|
|
|
||
|
|
declare i4 @llvm.usub.sat.i4(i4, i4)
|
||
|
|
declare i8 @llvm.usub.sat.i8(i8, i8)
|
||
|
|
declare i16 @llvm.usub.sat.i16(i16, i16)
|
||
|
|
declare i32 @llvm.usub.sat.i32(i32, i32)
|
||
|
|
declare i64 @llvm.usub.sat.i64(i64, i64)
|
||
|
|
|
||
|
|
define i32 @func32(i32 %x, i32 %y, i32 %z) nounwind {
|
||
|
|
; CHECK-T1-LABEL: func32:
|
||
|
|
; CHECK-T1: @ %bb.0:
|
||
|
|
; CHECK-T1-NEXT: muls r1, r2, r1
|
||
|
|
; CHECK-T1-NEXT: subs r0, r0, r1
|
||
|
|
; CHECK-T1-NEXT: bhs .LBB0_2
|
||
|
|
; CHECK-T1-NEXT: @ %bb.1:
|
||
|
|
; CHECK-T1-NEXT: movs r0, #0
|
||
|
|
; CHECK-T1-NEXT: .LBB0_2:
|
||
|
|
; CHECK-T1-NEXT: bx lr
|
||
|
|
;
|
||
|
|
; CHECK-T2-LABEL: func32:
|
||
|
|
; CHECK-T2: @ %bb.0:
|
||
|
|
; CHECK-T2-NEXT: muls r1, r2, r1
|
||
|
|
; CHECK-T2-NEXT: subs r0, r0, r1
|
||
|
|
; CHECK-T2-NEXT: it lo
|
||
|
|
; CHECK-T2-NEXT: movlo r0, #0
|
||
|
|
; CHECK-T2-NEXT: bx lr
|
||
|
|
;
|
||
|
|
; CHECK-ARM-LABEL: func32:
|
||
|
|
; CHECK-ARM: @ %bb.0:
|
||
|
|
; CHECK-ARM-NEXT: mul r1, r1, r2
|
||
|
|
; CHECK-ARM-NEXT: subs r0, r0, r1
|
||
|
|
; CHECK-ARM-NEXT: movlo r0, #0
|
||
|
|
; CHECK-ARM-NEXT: bx lr
|
||
|
|
%a = mul i32 %y, %z
|
||
|
|
%tmp = call i32 @llvm.usub.sat.i32(i32 %x, i32 %a)
|
||
|
|
ret i32 %tmp
|
||
|
|
}
|
||
|
|
|
||
|
|
define i64 @func64(i64 %x, i64 %y, i64 %z) nounwind {
|
||
|
|
; CHECK-T1-LABEL: func64:
|
||
|
|
; CHECK-T1: @ %bb.0:
|
||
|
|
; CHECK-T1-NEXT: .save {r4, lr}
|
||
|
|
; CHECK-T1-NEXT: push {r4, lr}
|
||
|
|
; CHECK-T1-NEXT: mov r2, r1
|
||
|
|
; CHECK-T1-NEXT: movs r1, #0
|
||
|
|
; CHECK-T1-NEXT: ldr r4, [sp, #12]
|
||
|
|
; CHECK-T1-NEXT: ldr r3, [sp, #8]
|
||
|
|
; CHECK-T1-NEXT: subs r3, r0, r3
|
||
|
|
; CHECK-T1-NEXT: sbcs r2, r4
|
||
|
|
; CHECK-T1-NEXT: mov r0, r1
|
||
|
|
; CHECK-T1-NEXT: adcs r0, r1
|
||
|
|
; CHECK-T1-NEXT: movs r4, #1
|
||
|
|
; CHECK-T1-NEXT: subs r4, r4, r0
|
||
|
|
; CHECK-T1-NEXT: mov r0, r1
|
||
|
|
; CHECK-T1-NEXT: beq .LBB1_3
|
||
|
|
; CHECK-T1-NEXT: @ %bb.1:
|
||
|
|
; CHECK-T1-NEXT: cmp r4, #0
|
||
|
|
; CHECK-T1-NEXT: beq .LBB1_4
|
||
|
|
; CHECK-T1-NEXT: .LBB1_2:
|
||
|
|
; CHECK-T1-NEXT: pop {r4, pc}
|
||
|
|
; CHECK-T1-NEXT: .LBB1_3:
|
||
|
|
; CHECK-T1-NEXT: mov r0, r3
|
||
|
|
; CHECK-T1-NEXT: cmp r4, #0
|
||
|
|
; CHECK-T1-NEXT: bne .LBB1_2
|
||
|
|
; CHECK-T1-NEXT: .LBB1_4:
|
||
|
|
; CHECK-T1-NEXT: mov r1, r2
|
||
|
|
; CHECK-T1-NEXT: pop {r4, pc}
|
||
|
|
;
|
||
|
|
; CHECK-T2-LABEL: func64:
|
||
|
|
; CHECK-T2: @ %bb.0:
|
||
|
|
; CHECK-T2-NEXT: ldrd r2, r3, [sp]
|
||
|
|
; CHECK-T2-NEXT: mov.w r12, #0
|
||
|
|
; CHECK-T2-NEXT: subs r0, r0, r2
|
||
|
|
; CHECK-T2-NEXT: sbcs r1, r3
|
||
|
|
; CHECK-T2-NEXT: adc r2, r12, #0
|
||
|
|
; CHECK-T2-NEXT: rsbs.w r2, r2, #1
|
||
|
|
; CHECK-T2-NEXT: itt ne
|
||
|
|
; CHECK-T2-NEXT: movne r0, #0
|
||
|
|
; CHECK-T2-NEXT: movne r1, #0
|
||
|
|
; CHECK-T2-NEXT: bx lr
|
||
|
|
;
|
||
|
|
; CHECK-ARM-LABEL: func64:
|
||
|
|
; CHECK-ARM: @ %bb.0:
|
||
|
|
; CHECK-ARM-NEXT: ldr r2, [sp]
|
||
|
|
; CHECK-ARM-NEXT: mov r12, #0
|
||
|
|
; CHECK-ARM-NEXT: ldr r3, [sp, #4]
|
||
|
|
; CHECK-ARM-NEXT: subs r0, r0, r2
|
||
|
|
; CHECK-ARM-NEXT: sbcs r1, r1, r3
|
||
|
|
; CHECK-ARM-NEXT: adc r2, r12, #0
|
||
|
|
; CHECK-ARM-NEXT: rsbs r2, r2, #1
|
||
|
|
; CHECK-ARM-NEXT: movwne r0, #0
|
||
|
|
; CHECK-ARM-NEXT: movwne r1, #0
|
||
|
|
; CHECK-ARM-NEXT: bx lr
|
||
|
|
%a = mul i64 %y, %z
|
||
|
|
%tmp = call i64 @llvm.usub.sat.i64(i64 %x, i64 %z)
|
||
|
|
ret i64 %tmp
|
||
|
|
}
|
||
|
|
|
||
|
|
define zeroext i16 @func16(i16 zeroext %x, i16 zeroext %y, i16 zeroext %z) nounwind {
|
||
|
|
; CHECK-T1-LABEL: func16:
|
||
|
|
; CHECK-T1: @ %bb.0:
|
||
|
|
; CHECK-T1-NEXT: muls r1, r2, r1
|
||
|
|
; CHECK-T1-NEXT: uxth r2, r1
|
||
|
|
; CHECK-T1-NEXT: cmp r0, r2
|
||
|
|
; CHECK-T1-NEXT: bhi .LBB2_2
|
||
|
|
; CHECK-T1-NEXT: @ %bb.1:
|
||
|
|
; CHECK-T1-NEXT: mov r0, r2
|
||
|
|
; CHECK-T1-NEXT: .LBB2_2:
|
||
|
|
; CHECK-T1-NEXT: subs r0, r0, r1
|
||
|
|
; CHECK-T1-NEXT: uxth r0, r0
|
||
|
|
; CHECK-T1-NEXT: bx lr
|
||
|
|
;
|
||
|
|
; CHECK-T2-LABEL: func16:
|
||
|
|
; CHECK-T2: @ %bb.0:
|
||
|
|
; CHECK-T2-NEXT: mul r3, r1, r2
|
||
|
|
; CHECK-T2-NEXT: uxth r3, r3
|
||
|
|
; CHECK-T2-NEXT: cmp r0, r3
|
||
|
|
; CHECK-T2-NEXT: it hi
|
||
|
|
; CHECK-T2-NEXT: movhi r3, r0
|
||
|
|
; CHECK-T2-NEXT: mls r0, r1, r2, r3
|
||
|
|
; CHECK-T2-NEXT: uxth r0, r0
|
||
|
|
; CHECK-T2-NEXT: bx lr
|
||
|
|
;
|
||
|
|
; CHECK-ARM-LABEL: func16:
|
||
|
|
; CHECK-ARM: @ %bb.0:
|
||
|
|
; CHECK-ARM-NEXT: mul r3, r1, r2
|
||
|
|
; CHECK-ARM-NEXT: uxth r3, r3
|
||
|
|
; CHECK-ARM-NEXT: cmp r0, r3
|
||
|
|
; CHECK-ARM-NEXT: movhi r3, r0
|
||
|
|
; CHECK-ARM-NEXT: mls r0, r1, r2, r3
|
||
|
|
; CHECK-ARM-NEXT: uxth r0, r0
|
||
|
|
; CHECK-ARM-NEXT: bx lr
|
||
|
|
%a = mul i16 %y, %z
|
||
|
|
%tmp = call i16 @llvm.usub.sat.i16(i16 %x, i16 %a)
|
||
|
|
ret i16 %tmp
|
||
|
|
}
|
||
|
|
|
||
|
|
define zeroext i8 @func8(i8 zeroext %x, i8 zeroext %y, i8 zeroext %z) nounwind {
|
||
|
|
; CHECK-T1-LABEL: func8:
|
||
|
|
; CHECK-T1: @ %bb.0:
|
||
|
|
; CHECK-T1-NEXT: muls r1, r2, r1
|
||
|
|
; CHECK-T1-NEXT: uxtb r2, r1
|
||
|
|
; CHECK-T1-NEXT: cmp r0, r2
|
||
|
|
; CHECK-T1-NEXT: bhi .LBB3_2
|
||
|
|
; CHECK-T1-NEXT: @ %bb.1:
|
||
|
|
; CHECK-T1-NEXT: mov r0, r2
|
||
|
|
; CHECK-T1-NEXT: .LBB3_2:
|
||
|
|
; CHECK-T1-NEXT: subs r0, r0, r1
|
||
|
|
; CHECK-T1-NEXT: uxtb r0, r0
|
||
|
|
; CHECK-T1-NEXT: bx lr
|
||
|
|
;
|
||
|
|
; CHECK-T2-LABEL: func8:
|
||
|
|
; CHECK-T2: @ %bb.0:
|
||
|
|
; CHECK-T2-NEXT: mul r3, r1, r2
|
||
|
|
; CHECK-T2-NEXT: uxtb r3, r3
|
||
|
|
; CHECK-T2-NEXT: cmp r0, r3
|
||
|
|
; CHECK-T2-NEXT: it hi
|
||
|
|
; CHECK-T2-NEXT: movhi r3, r0
|
||
|
|
; CHECK-T2-NEXT: mls r0, r1, r2, r3
|
||
|
|
; CHECK-T2-NEXT: uxtb r0, r0
|
||
|
|
; CHECK-T2-NEXT: bx lr
|
||
|
|
;
|
||
|
|
; CHECK-ARM-LABEL: func8:
|
||
|
|
; CHECK-ARM: @ %bb.0:
|
||
|
|
; CHECK-ARM-NEXT: smulbb r3, r1, r2
|
||
|
|
; CHECK-ARM-NEXT: uxtb r3, r3
|
||
|
|
; CHECK-ARM-NEXT: cmp r0, r3
|
||
|
|
; CHECK-ARM-NEXT: movhi r3, r0
|
||
|
|
; CHECK-ARM-NEXT: mls r0, r1, r2, r3
|
||
|
|
; CHECK-ARM-NEXT: uxtb r0, r0
|
||
|
|
; CHECK-ARM-NEXT: bx lr
|
||
|
|
%a = mul i8 %y, %z
|
||
|
|
%tmp = call i8 @llvm.usub.sat.i8(i8 %x, i8 %a)
|
||
|
|
ret i8 %tmp
|
||
|
|
}
|
||
|
|
|
||
|
|
define zeroext i4 @func4(i4 zeroext %x, i4 zeroext %y, i4 zeroext %z) nounwind {
|
||
|
|
; CHECK-T1-LABEL: func4:
|
||
|
|
; CHECK-T1: @ %bb.0:
|
||
|
|
; CHECK-T1-NEXT: muls r1, r2, r1
|
||
|
|
; CHECK-T1-NEXT: movs r2, #15
|
||
|
|
; CHECK-T1-NEXT: mov r3, r1
|
||
|
|
; CHECK-T1-NEXT: ands r3, r2
|
||
|
|
; CHECK-T1-NEXT: cmp r0, r3
|
||
|
|
; CHECK-T1-NEXT: bhi .LBB4_2
|
||
|
|
; CHECK-T1-NEXT: @ %bb.1:
|
||
|
|
; CHECK-T1-NEXT: mov r0, r3
|
||
|
|
; CHECK-T1-NEXT: .LBB4_2:
|
||
|
|
; CHECK-T1-NEXT: subs r0, r0, r1
|
||
|
|
; CHECK-T1-NEXT: ands r0, r2
|
||
|
|
; CHECK-T1-NEXT: bx lr
|
||
|
|
;
|
||
|
|
; CHECK-T2-LABEL: func4:
|
||
|
|
; CHECK-T2: @ %bb.0:
|
||
|
|
; CHECK-T2-NEXT: mul r3, r1, r2
|
||
|
|
; CHECK-T2-NEXT: and r3, r3, #15
|
||
|
|
; CHECK-T2-NEXT: cmp r0, r3
|
||
|
|
; CHECK-T2-NEXT: it hi
|
||
|
|
; CHECK-T2-NEXT: movhi r3, r0
|
||
|
|
; CHECK-T2-NEXT: mls r0, r1, r2, r3
|
||
|
|
; CHECK-T2-NEXT: and r0, r0, #15
|
||
|
|
; CHECK-T2-NEXT: bx lr
|
||
|
|
;
|
||
|
|
; CHECK-ARM-LABEL: func4:
|
||
|
|
; CHECK-ARM: @ %bb.0:
|
||
|
|
; CHECK-ARM-NEXT: smulbb r3, r1, r2
|
||
|
|
; CHECK-ARM-NEXT: and r3, r3, #15
|
||
|
|
; CHECK-ARM-NEXT: cmp r0, r3
|
||
|
|
; CHECK-ARM-NEXT: movhi r3, r0
|
||
|
|
; CHECK-ARM-NEXT: mls r0, r1, r2, r3
|
||
|
|
; CHECK-ARM-NEXT: and r0, r0, #15
|
||
|
|
; CHECK-ARM-NEXT: bx lr
|
||
|
|
%a = mul i4 %y, %z
|
||
|
|
%tmp = call i4 @llvm.usub.sat.i4(i4 %x, i4 %a)
|
||
|
|
ret i4 %tmp
|
||
|
|
}
|