62 lines
1.9 KiB
LLVM
62 lines
1.9 KiB
LLVM
|
; RUN: llc -march=amdgcn -mcpu=verde -verify-machineinstrs < %s | FileCheck %s
|
||
|
|
; RUN: llc -march=amdgcn -mcpu=tonga -verify-machineinstrs < %s | FileCheck %s
|
||
|
|
|
||
|
|
; CHECK-LABEL: {{^}}else_no_execfix:
|
||
|
|
; CHECK: ; %Flow
|
||
|
|
; CHECK-NEXT: s_or_saveexec_b64 [[DST:s\[[0-9]+:[0-9]+\]]],
|
||
|
|
; CHECK-NEXT: s_xor_b64 exec, exec, [[DST]]
|
||
|
|
define amdgpu_ps float @else_no_execfix(i32 %z, float %v) #0 {
|
||
|
|
main_body:
|
||
|
|
%cc = icmp sgt i32 %z, 5
|
||
|
|
br i1 %cc, label %if, label %else
|
||
|
|
|
||
|
|
if:
|
||
|
|
%v.if = fmul float %v, 2.0
|
||
|
|
br label %end
|
||
|
|
|
||
|
|
else:
|
||
|
|
%v.else = fmul float %v, 3.0
|
||
|
|
br label %end
|
||
|
|
|
||
|
|
end:
|
||
|
|
%r = phi float [ %v.if, %if ], [ %v.else, %else ]
|
||
|
|
ret float %r
|
||
|
|
}
|
||
|
|
|
||
|
|
; CHECK-LABEL: {{^}}else_execfix_leave_wqm:
|
||
|
|
; CHECK: ; %bb.0:
|
||
|
|
; CHECK-NEXT: s_mov_b64 [[INIT_EXEC:s\[[0-9]+:[0-9]+\]]], exec
|
||
|
|
; CHECK: ; %Flow
|
||
|
|
; CHECK-NEXT: s_or_saveexec_b64 [[DST:s\[[0-9]+:[0-9]+\]]],
|
||
|
|
; CHECK-NEXT: s_and_b64 exec, exec, [[INIT_EXEC]]
|
||
|
|
; CHECK-NEXT: s_and_b64 [[AND_INIT:s\[[0-9]+:[0-9]+\]]], exec, [[DST]]
|
||
|
|
; CHECK-NEXT: s_xor_b64 exec, exec, [[AND_INIT]]
|
||
|
|
; CHECK-NEXT: s_cbranch_execz
|
||
|
|
define amdgpu_ps void @else_execfix_leave_wqm(i32 %z, float %v) #0 {
|
||
|
|
main_body:
|
||
|
|
%cc = icmp sgt i32 %z, 5
|
||
|
|
br i1 %cc, label %if, label %else
|
||
|
|
|
||
|
|
if:
|
||
|
|
%v.if = fmul float %v, 2.0
|
||
|
|
br label %end
|
||
|
|
|
||
|
|
else:
|
||
|
|
%c = fmul float %v, 3.0
|
||
|
|
%tex = call <4 x float> @llvm.amdgcn.image.sample.1d.v4f32.f32(i32 15, float %c, <8 x i32> undef, <4 x i32> undef, i1 0, i32 0, i32 0)
|
||
|
|
%v.else = extractelement <4 x float> %tex, i32 0
|
||
|
|
br label %end
|
||
|
|
|
||
|
|
end:
|
||
|
|
%r = phi float [ %v.if, %if ], [ %v.else, %else ]
|
||
|
|
call void @llvm.amdgcn.raw.buffer.store.f32(float %r, <4 x i32> undef, i32 0, i32 0, i32 0)
|
||
|
|
ret void
|
||
|
|
}
|
||
|
|
|
||
|
|
declare void @llvm.amdgcn.raw.buffer.store.f32(float, <4 x i32>, i32, i32, i32 immarg) #1
|
||
|
|
declare <4 x float> @llvm.amdgcn.image.sample.1d.v4f32.f32(i32 immarg, float, <8 x i32>, <4 x i32>, i1 immarg, i32 immarg, i32 immarg) #2
|
||
|
|
|
||
|
|
attributes #0 = { nounwind }
|
||
|
|
attributes #1 = { nounwind writeonly }
|
||
|
|
attributes #2 = { nounwind readonly }
|