40 lines
1.3 KiB
LLVM
40 lines
1.3 KiB
LLVM
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
||
|
|
; RUN: llc -global-isel -mtriple=amdgcn--amdhsa -mcpu=gfx900 -verify-machineinstrs < %s | FileCheck -check-prefix=GCN %s
|
||
|
|
|
||
|
|
define amdgpu_kernel void @test_wave64(i32 %arg0, i64 %saved) {
|
||
|
|
; GCN-LABEL: test_wave64:
|
||
|
|
; GCN: ; %bb.0: ; %entry
|
||
|
|
; GCN-NEXT: s_load_dword s2, s[4:5], 0x0
|
||
|
|
; GCN-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x8
|
||
|
|
; GCN-NEXT: s_waitcnt lgkmcnt(0)
|
||
|
|
; GCN-NEXT: s_cmp_lg_u32 s2, 0
|
||
|
|
; GCN-NEXT: s_cselect_b32 s2, 1, 0
|
||
|
|
; GCN-NEXT: s_and_b32 s2, s2, 1
|
||
|
|
; GCN-NEXT: s_cmp_lg_u32 s2, 0
|
||
|
|
; GCN-NEXT: s_cbranch_scc1 BB0_2
|
||
|
|
; GCN-NEXT: ; %bb.1: ; %mid
|
||
|
|
; GCN-NEXT: v_mov_b32_e32 v0, 0
|
||
|
|
; GCN-NEXT: global_store_dword v[0:1], v0, off
|
||
|
|
; GCN-NEXT: s_waitcnt vmcnt(0)
|
||
|
|
; GCN-NEXT: BB0_2: ; %bb
|
||
|
|
; GCN-NEXT: s_or_b64 exec, exec, s[0:1]
|
||
|
|
; GCN-NEXT: v_mov_b32_e32 v0, 0
|
||
|
|
; GCN-NEXT: global_store_dword v[0:1], v0, off
|
||
|
|
; GCN-NEXT: s_waitcnt vmcnt(0)
|
||
|
|
; GCN-NEXT: s_endpgm
|
||
|
|
entry:
|
||
|
|
%cond = icmp eq i32 %arg0, 0
|
||
|
|
br i1 %cond, label %mid, label %bb
|
||
|
|
|
||
|
|
mid:
|
||
|
|
store volatile i32 0, i32 addrspace(1)* undef
|
||
|
|
br label %bb
|
||
|
|
|
||
|
|
bb:
|
||
|
|
call void @llvm.amdgcn.end.cf.i64(i64 %saved)
|
||
|
|
store volatile i32 0, i32 addrspace(1)* undef
|
||
|
|
ret void
|
||
|
|
}
|
||
|
|
|
||
|
|
declare void @llvm.amdgcn.end.cf.i64(i64 %val)
|