42 lines
1.6 KiB
ArmAsm
42 lines
1.6 KiB
ArmAsm
|
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
|
||
|
|
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=broadwell -instruction-tables < %s | FileCheck %s
|
||
|
|
|
||
|
|
rdrand %ax
|
||
|
|
rdrand %eax
|
||
|
|
rdrand %rax
|
||
|
|
|
||
|
|
# CHECK: Instruction Info:
|
||
|
|
# CHECK-NEXT: [1]: #uOps
|
||
|
|
# CHECK-NEXT: [2]: Latency
|
||
|
|
# CHECK-NEXT: [3]: RThroughput
|
||
|
|
# CHECK-NEXT: [4]: MayLoad
|
||
|
|
# CHECK-NEXT: [5]: MayStore
|
||
|
|
# CHECK-NEXT: [6]: HasSideEffects (U)
|
||
|
|
|
||
|
|
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
|
||
|
|
# CHECK-NEXT: 5 9 1.00 U rdrandw %ax
|
||
|
|
# CHECK-NEXT: 5 9 1.00 U rdrandl %eax
|
||
|
|
# CHECK-NEXT: 5 9 1.00 U rdrandq %rax
|
||
|
|
|
||
|
|
# CHECK: Resources:
|
||
|
|
# CHECK-NEXT: [0] - BWDivider
|
||
|
|
# CHECK-NEXT: [1] - BWFPDivider
|
||
|
|
# CHECK-NEXT: [2] - BWPort0
|
||
|
|
# CHECK-NEXT: [3] - BWPort1
|
||
|
|
# CHECK-NEXT: [4] - BWPort2
|
||
|
|
# CHECK-NEXT: [5] - BWPort3
|
||
|
|
# CHECK-NEXT: [6] - BWPort4
|
||
|
|
# CHECK-NEXT: [7] - BWPort5
|
||
|
|
# CHECK-NEXT: [8] - BWPort6
|
||
|
|
# CHECK-NEXT: [9] - BWPort7
|
||
|
|
|
||
|
|
# CHECK: Resource pressure per iteration:
|
||
|
|
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9]
|
||
|
|
# CHECK-NEXT: - - 3.75 2.25 1.50 1.50 - 2.25 3.75 -
|
||
|
|
|
||
|
|
# CHECK: Resource pressure by instruction:
|
||
|
|
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] Instructions:
|
||
|
|
# CHECK-NEXT: - - 1.25 0.75 0.50 0.50 - 0.75 1.25 - rdrandw %ax
|
||
|
|
# CHECK-NEXT: - - 1.25 0.75 0.50 0.50 - 0.75 1.25 - rdrandl %eax
|
||
|
|
# CHECK-NEXT: - - 1.25 0.75 0.50 0.50 - 0.75 1.25 - rdrandq %rax
|