61 lines
2.2 KiB
ArmAsm
61 lines
2.2 KiB
ArmAsm
|
// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sve 2>&1 < %s| FileCheck %s
|
||
|
|
|
||
|
|
|
||
|
|
// ------------------------------------------------------------------------- //
|
||
|
|
// Invalid destination or source register.
|
||
|
|
|
||
|
|
sminv d0, p7, z31.b
|
||
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
|
||
|
|
// CHECK-NEXT: sminv d0, p7, z31.b
|
||
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
||
|
|
|
||
|
|
sminv d0, p7, z31.h
|
||
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
|
||
|
|
// CHECK-NEXT: sminv d0, p7, z31.h
|
||
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
||
|
|
|
||
|
|
sminv d0, p7, z31.s
|
||
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
|
||
|
|
// CHECK-NEXT: sminv d0, p7, z31.s
|
||
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
||
|
|
|
||
|
|
sminv v0.2d, p7, z31.d
|
||
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
|
||
|
|
// CHECK-NEXT: sminv v0.2d, p7, z31.d
|
||
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
||
|
|
|
||
|
|
|
||
|
|
// ------------------------------------------------------------------------- //
|
||
|
|
// Invalid predicate
|
||
|
|
|
||
|
|
sminv h0, p8, z31.h
|
||
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid restricted predicate register, expected p0..p7 (without element suffix)
|
||
|
|
// CHECK-NEXT: sminv h0, p8, z31.h
|
||
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
||
|
|
|
||
|
|
sminv h0, p7.b, z31.h
|
||
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid restricted predicate register, expected p0..p7 (without element suffix)
|
||
|
|
// CHECK-NEXT: sminv h0, p7.b, z31.h
|
||
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
||
|
|
|
||
|
|
sminv h0, p7.q, z31.h
|
||
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid restricted predicate register, expected p0..p7 (without element suffix)
|
||
|
|
// CHECK-NEXT: sminv h0, p7.q, z31.h
|
||
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
||
|
|
|
||
|
|
|
||
|
|
// --------------------------------------------------------------------------//
|
||
|
|
// Negative tests for instructions that are incompatible with movprfx
|
||
|
|
|
||
|
|
movprfx z31.d, p7/z, z6.d
|
||
|
|
sminv d0, p7, z31.d
|
||
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: instruction is unpredictable when following a movprfx, suggest replacing movprfx with mov
|
||
|
|
// CHECK-NEXT: sminv d0, p7, z31.d
|
||
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
||
|
|
|
||
|
|
movprfx z31, z6
|
||
|
|
sminv d0, p7, z31.d
|
||
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: instruction is unpredictable when following a movprfx, suggest replacing movprfx with mov
|
||
|
|
// CHECK-NEXT: sminv d0, p7, z31.d
|
||
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|