llvm-for-llvmta/test/MC/AArch64/SVE/fcmge.s

45 lines
1.7 KiB
ArmAsm
Raw Normal View History

2022-04-25 10:02:23 +02:00
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sve < %s \
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
// RUN: | llvm-objdump -d --mattr=+sve - | FileCheck %s --check-prefix=CHECK-INST
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
fcmge p0.h, p0/z, z0.h, #0.0
// CHECK-INST: fcmge p0.h, p0/z, z0.h, #0.0
// CHECK-ENCODING: [0x00,0x20,0x50,0x65]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: 00 20 50 65 <unknown>
fcmge p0.s, p0/z, z0.s, #0.0
// CHECK-INST: fcmge p0.s, p0/z, z0.s, #0.0
// CHECK-ENCODING: [0x00,0x20,0x90,0x65]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: 00 20 90 65 <unknown>
fcmge p0.d, p0/z, z0.d, #0.0
// CHECK-INST: fcmge p0.d, p0/z, z0.d, #0.0
// CHECK-ENCODING: [0x00,0x20,0xd0,0x65]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: 00 20 d0 65 <unknown>
fcmge p0.h, p0/z, z0.h, z1.h
// CHECK-INST: fcmge p0.h, p0/z, z0.h, z1.h
// CHECK-ENCODING: [0x00,0x40,0x41,0x65]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: 00 40 41 65 <unknown>
fcmge p0.s, p0/z, z0.s, z1.s
// CHECK-INST: fcmge p0.s, p0/z, z0.s, z1.s
// CHECK-ENCODING: [0x00,0x40,0x81,0x65]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: 00 40 81 65 <unknown>
fcmge p0.d, p0/z, z0.d, z1.d
// CHECK-INST: fcmge p0.d, p0/z, z0.d, z1.d
// CHECK-ENCODING: [0x00,0x40,0xc1,0x65]
// CHECK-ERROR: instruction requires: sve
// CHECK-UNKNOWN: 00 40 c1 65 <unknown>