208 lines
8.5 KiB
LLVM
208 lines
8.5 KiB
LLVM
|
; Test the MSA intrinsics that are encoded with the ELM instruction format and
|
||
|
|
; are element extraction operations.
|
||
|
|
|
||
|
|
; RUN: llc -march=mips -mattr=+msa,+fp64,+mips32r2 -relocation-model=pic < %s | \
|
||
|
|
; RUN: FileCheck %s -check-prefixes=MIPS-ANY,MIPS32
|
||
|
|
; RUN: llc -march=mipsel -mattr=+msa,+fp64,+mips32r2 -relocation-model=pic < %s | \
|
||
|
|
; RUN: FileCheck %s -check-prefixes=MIPS-ANY,MIPS32
|
||
|
|
; RUN: llc -march=mips64 -mcpu=mips64r2 -mattr=+msa,+fp64 -relocation-model=pic < %s | \
|
||
|
|
; RUN: FileCheck %s -check-prefixes=MIPS-ANY,MIPS64
|
||
|
|
; RUN: llc -march=mips64el -mcpu=mips64r2 -mattr=+msa,+fp64 -relocation-model=pic < %s | \
|
||
|
|
; RUN: FileCheck %s -check-prefixes=MIPS-ANY,MIPS64
|
||
|
|
|
||
|
|
@llvm_mips_copy_s_b_ARG1 = global <16 x i8> <i8 0, i8 1, i8 2, i8 3, i8 4, i8 5, i8 6, i8 7, i8 8, i8 9, i8 10, i8 11, i8 12, i8 13, i8 14, i8 15>, align 16
|
||
|
|
@llvm_mips_copy_s_b_RES = global i32 0, align 16
|
||
|
|
|
||
|
|
define void @llvm_mips_copy_s_b_test() nounwind {
|
||
|
|
entry:
|
||
|
|
%0 = load <16 x i8>, <16 x i8>* @llvm_mips_copy_s_b_ARG1
|
||
|
|
%1 = tail call i32 @llvm.mips.copy.s.b(<16 x i8> %0, i32 1)
|
||
|
|
store i32 %1, i32* @llvm_mips_copy_s_b_RES
|
||
|
|
ret void
|
||
|
|
}
|
||
|
|
|
||
|
|
declare i32 @llvm.mips.copy.s.b(<16 x i8>, i32) nounwind
|
||
|
|
|
||
|
|
; MIPS-ANY: llvm_mips_copy_s_b_test:
|
||
|
|
; MIPS32-DAG: lw [[R1:\$[0-9]+]], %got(llvm_mips_copy_s_b_ARG1)
|
||
|
|
; MIPS64-DAG: ld [[R1:\$[0-9]+]], %got_disp(llvm_mips_copy_s_b_ARG1)
|
||
|
|
; MIPS-ANY-DAG: ld.b [[WS:\$w[0-9]+]], 0([[R1]])
|
||
|
|
; MIPS-ANY-DAG: copy_s.b [[RD:\$[0-9]+]], [[WS]][1]
|
||
|
|
; MIPS32-DAG: lw [[RES:\$[0-9]+]], %got(llvm_mips_copy_s_b_RES)
|
||
|
|
; MIPS64-DAG: ld [[RES:\$[0-9]+]], %got_disp(llvm_mips_copy_s_b_RES)
|
||
|
|
; MIPS-ANY-DAG: sw [[RD]], 0([[RES]])
|
||
|
|
; MIPS-ANY: .size llvm_mips_copy_s_b_test
|
||
|
|
;
|
||
|
|
@llvm_mips_copy_s_h_ARG1 = global <8 x i16> <i16 0, i16 1, i16 2, i16 3, i16 4, i16 5, i16 6, i16 7>, align 16
|
||
|
|
@llvm_mips_copy_s_h_RES = global i32 0, align 16
|
||
|
|
|
||
|
|
define void @llvm_mips_copy_s_h_test() nounwind {
|
||
|
|
entry:
|
||
|
|
%0 = load <8 x i16>, <8 x i16>* @llvm_mips_copy_s_h_ARG1
|
||
|
|
%1 = tail call i32 @llvm.mips.copy.s.h(<8 x i16> %0, i32 1)
|
||
|
|
store i32 %1, i32* @llvm_mips_copy_s_h_RES
|
||
|
|
ret void
|
||
|
|
}
|
||
|
|
|
||
|
|
declare i32 @llvm.mips.copy.s.h(<8 x i16>, i32) nounwind
|
||
|
|
|
||
|
|
; MIPS-ANY: llvm_mips_copy_s_h_test:
|
||
|
|
; MIPS32-DAG: lw [[R1:\$[0-9]+]], %got(llvm_mips_copy_s_h_ARG1)
|
||
|
|
; MIPS64-DAG: ld [[R1:\$[0-9]+]], %got_disp(llvm_mips_copy_s_h_ARG1)
|
||
|
|
; MIPS-ANY-DAG: ld.h [[WS:\$w[0-9]+]], 0([[R1]])
|
||
|
|
; MIPS-ANY-DAG: copy_s.h [[RD:\$[0-9]+]], [[WS]][1]
|
||
|
|
; MIPS32-DAG: lw [[RES:\$[0-9]+]], %got(llvm_mips_copy_s_h_RES)
|
||
|
|
; MIPS64-DAG: ld [[RES:\$[0-9]+]], %got_disp(llvm_mips_copy_s_h_RES)
|
||
|
|
; MIPS-ANY-DAG: sw [[RD]], 0([[RES]])
|
||
|
|
; MIPS-ANY: .size llvm_mips_copy_s_h_test
|
||
|
|
;
|
||
|
|
@llvm_mips_copy_s_w_ARG1 = global <4 x i32> <i32 0, i32 1, i32 2, i32 3>, align 16
|
||
|
|
@llvm_mips_copy_s_w_RES = global i32 0, align 16
|
||
|
|
|
||
|
|
define void @llvm_mips_copy_s_w_test() nounwind {
|
||
|
|
entry:
|
||
|
|
%0 = load <4 x i32>, <4 x i32>* @llvm_mips_copy_s_w_ARG1
|
||
|
|
%1 = tail call i32 @llvm.mips.copy.s.w(<4 x i32> %0, i32 1)
|
||
|
|
store i32 %1, i32* @llvm_mips_copy_s_w_RES
|
||
|
|
ret void
|
||
|
|
}
|
||
|
|
|
||
|
|
declare i32 @llvm.mips.copy.s.w(<4 x i32>, i32) nounwind
|
||
|
|
|
||
|
|
; MIPS-ANY: llvm_mips_copy_s_w_test:
|
||
|
|
; MIPS32-DAG: lw [[R1:\$[0-9]+]], %got(llvm_mips_copy_s_w_ARG1)
|
||
|
|
; MIPS64-DAG: ld [[R1:\$[0-9]+]], %got_disp(llvm_mips_copy_s_w_ARG1)
|
||
|
|
; MIPS-ANY-DAG: ld.w [[WS:\$w[0-9]+]], 0([[R1]])
|
||
|
|
; MIPS-ANY-DAG: copy_s.w [[RD:\$[0-9]+]], [[WS]][1]
|
||
|
|
; MIPS32-DAG: lw [[RES:\$[0-9]+]], %got(llvm_mips_copy_s_w_RES)
|
||
|
|
; MIPS64-DAG: ld [[RES:\$[0-9]+]], %got_disp(llvm_mips_copy_s_w_RES)
|
||
|
|
; MIPS-ANY-DAG: sw [[RD]], 0([[RES]])
|
||
|
|
; MIPS-ANY: .size llvm_mips_copy_s_w_test
|
||
|
|
;
|
||
|
|
@llvm_mips_copy_s_d_ARG1 = global <2 x i64> <i64 0, i64 1>, align 16
|
||
|
|
@llvm_mips_copy_s_d_RES = global i64 0, align 16
|
||
|
|
|
||
|
|
define void @llvm_mips_copy_s_d_test() nounwind {
|
||
|
|
entry:
|
||
|
|
%0 = load <2 x i64>, <2 x i64>* @llvm_mips_copy_s_d_ARG1
|
||
|
|
%1 = tail call i64 @llvm.mips.copy.s.d(<2 x i64> %0, i32 1)
|
||
|
|
store i64 %1, i64* @llvm_mips_copy_s_d_RES
|
||
|
|
ret void
|
||
|
|
}
|
||
|
|
|
||
|
|
declare i64 @llvm.mips.copy.s.d(<2 x i64>, i32) nounwind
|
||
|
|
|
||
|
|
; MIPS-ANY: llvm_mips_copy_s_d_test:
|
||
|
|
; MIPS32-DAG: lw [[R1:\$[0-9]+]], %got(llvm_mips_copy_s_d_ARG1)
|
||
|
|
; MIPS64-DAG: ld [[R1:\$[0-9]+]], %got_disp(llvm_mips_copy_s_d_ARG1)
|
||
|
|
; MIPS32-DAG: ld.w [[WS:\$w[0-9]+]], 0([[R1]])
|
||
|
|
; MIPS64-DAG: ld.d [[WS:\$w[0-9]+]], 0([[R1]])
|
||
|
|
; MIPS32-DAG: copy_s.w [[RD1:\$[0-9]+]], [[WS]][2]
|
||
|
|
; MIPS32-DAG: copy_s.w [[RD2:\$[0-9]+]], [[WS]][3]
|
||
|
|
; MIPS64-DAG: copy_s.d [[RD:\$[0-9]+]], [[WS]][1]
|
||
|
|
; MIPS32-DAG: lw [[RES:\$[0-9]+]], %got(llvm_mips_copy_s_d_RES)
|
||
|
|
; MIPS64-DAG: ld [[RES:\$[0-9]+]], %got_disp(llvm_mips_copy_s_d_RES)
|
||
|
|
; MIPS32-DAG: sw [[RD1]], 0([[RES]])
|
||
|
|
; MIPS32-DAG: sw [[RD2]], 4([[RES]])
|
||
|
|
; MIPS64-DAG: sd [[RD]], 0([[RES]])
|
||
|
|
; MIPS-ANY: .size llvm_mips_copy_s_d_test
|
||
|
|
;
|
||
|
|
@llvm_mips_copy_u_b_ARG1 = global <16 x i8> <i8 0, i8 1, i8 2, i8 3, i8 4, i8 5, i8 6, i8 7, i8 8, i8 9, i8 10, i8 11, i8 12, i8 13, i8 14, i8 15>, align 16
|
||
|
|
@llvm_mips_copy_u_b_RES = global i32 0, align 16
|
||
|
|
|
||
|
|
define void @llvm_mips_copy_u_b_test() nounwind {
|
||
|
|
entry:
|
||
|
|
%0 = load <16 x i8>, <16 x i8>* @llvm_mips_copy_u_b_ARG1
|
||
|
|
%1 = tail call i32 @llvm.mips.copy.u.b(<16 x i8> %0, i32 1)
|
||
|
|
store i32 %1, i32* @llvm_mips_copy_u_b_RES
|
||
|
|
ret void
|
||
|
|
}
|
||
|
|
|
||
|
|
declare i32 @llvm.mips.copy.u.b(<16 x i8>, i32) nounwind
|
||
|
|
|
||
|
|
; MIPS-ANY: llvm_mips_copy_u_b_test:
|
||
|
|
; MIPS32-DAG: lw [[R1:\$[0-9]+]], %got(llvm_mips_copy_u_b_ARG1)
|
||
|
|
; MIPS64-DAG: ld [[R1:\$[0-9]+]], %got_disp(llvm_mips_copy_u_b_ARG1)
|
||
|
|
; MIPS-ANY-DAG: ld.b [[WS:\$w[0-9]+]], 0([[R1]])
|
||
|
|
; MIPS-ANY-DAG: copy_u.b [[RD:\$[0-9]+]], [[WS]][1]
|
||
|
|
; MIPS32-DAG: lw [[RES:\$[0-9]+]], %got(llvm_mips_copy_u_b_RES)
|
||
|
|
; MIPS64-DAG: ld [[RES:\$[0-9]+]], %got_disp(llvm_mips_copy_u_b_RES)
|
||
|
|
; MIPS-ANY-DAG: sw [[RD]], 0([[RES]])
|
||
|
|
; MIPS-ANY: .size llvm_mips_copy_u_b_test
|
||
|
|
;
|
||
|
|
@llvm_mips_copy_u_h_ARG1 = global <8 x i16> <i16 0, i16 1, i16 2, i16 3, i16 4, i16 5, i16 6, i16 7>, align 16
|
||
|
|
@llvm_mips_copy_u_h_RES = global i32 0, align 16
|
||
|
|
|
||
|
|
define void @llvm_mips_copy_u_h_test() nounwind {
|
||
|
|
entry:
|
||
|
|
%0 = load <8 x i16>, <8 x i16>* @llvm_mips_copy_u_h_ARG1
|
||
|
|
%1 = tail call i32 @llvm.mips.copy.u.h(<8 x i16> %0, i32 1)
|
||
|
|
store i32 %1, i32* @llvm_mips_copy_u_h_RES
|
||
|
|
ret void
|
||
|
|
}
|
||
|
|
|
||
|
|
declare i32 @llvm.mips.copy.u.h(<8 x i16>, i32) nounwind
|
||
|
|
|
||
|
|
; MIPS-ANY: llvm_mips_copy_u_h_test:
|
||
|
|
; MIPS32-DAG: lw [[R1:\$[0-9]+]], %got(llvm_mips_copy_u_h_ARG1)
|
||
|
|
; MIPS64-DAG: ld [[R1:\$[0-9]+]], %got_disp(llvm_mips_copy_u_h_ARG1)
|
||
|
|
; MIPS-ANY-DAG: ld.h [[WS:\$w[0-9]+]], 0([[R1]])
|
||
|
|
; MIPS-ANY-DAG: copy_u.h [[RD:\$[0-9]+]], [[WS]][1]
|
||
|
|
; MIPS32-DAG: lw [[RES:\$[0-9]+]], %got(llvm_mips_copy_u_h_RES)
|
||
|
|
; MIPS64-DAG: ld [[RES:\$[0-9]+]], %got_disp(llvm_mips_copy_u_h_RES)
|
||
|
|
; MIPS-ANY-DAG: sw [[RD]], 0([[RES]])
|
||
|
|
; MIPS-ANY: .size llvm_mips_copy_u_h_test
|
||
|
|
;
|
||
|
|
@llvm_mips_copy_u_w_ARG1 = global <4 x i32> <i32 0, i32 1, i32 2, i32 3>, align 16
|
||
|
|
@llvm_mips_copy_u_w_RES = global i32 0, align 16
|
||
|
|
|
||
|
|
define void @llvm_mips_copy_u_w_test() nounwind {
|
||
|
|
entry:
|
||
|
|
%0 = load <4 x i32>, <4 x i32>* @llvm_mips_copy_u_w_ARG1
|
||
|
|
%1 = tail call i32 @llvm.mips.copy.u.w(<4 x i32> %0, i32 1)
|
||
|
|
store i32 %1, i32* @llvm_mips_copy_u_w_RES
|
||
|
|
ret void
|
||
|
|
}
|
||
|
|
|
||
|
|
declare i32 @llvm.mips.copy.u.w(<4 x i32>, i32) nounwind
|
||
|
|
|
||
|
|
; MIPS-ANY: llvm_mips_copy_u_w_test:
|
||
|
|
; MIPS32-DAG: lw [[R1:\$[0-9]+]], %got(llvm_mips_copy_u_w_ARG1)
|
||
|
|
; MIPS64-DAG: ld [[R1:\$[0-9]+]], %got_disp(llvm_mips_copy_u_w_ARG1)
|
||
|
|
; MIPS-ANY-DAG: ld.w [[WS:\$w[0-9]+]], 0([[R1]])
|
||
|
|
; MIPS32-DAG: copy_s.w [[RD:\$[0-9]+]], [[WS]][1]
|
||
|
|
; MIPS64-DAG: copy_u.w [[RD:\$[0-9]+]], [[WS]][1]
|
||
|
|
; MIPS32-DAG: lw [[RES:\$[0-9]+]], %got(llvm_mips_copy_u_w_RES)
|
||
|
|
; MIPS64-DAG: ld [[RES:\$[0-9]+]], %got_disp(llvm_mips_copy_u_w_RES)
|
||
|
|
; MIPS-ANY-DAG: sw [[RD]], 0([[RES]])
|
||
|
|
; MIPS-ANY: .size llvm_mips_copy_u_w_test
|
||
|
|
;
|
||
|
|
@llvm_mips_copy_u_d_ARG1 = global <2 x i64> <i64 0, i64 1>, align 16
|
||
|
|
@llvm_mips_copy_u_d_RES = global i64 0, align 16
|
||
|
|
|
||
|
|
define void @llvm_mips_copy_u_d_test() nounwind {
|
||
|
|
entry:
|
||
|
|
%0 = load <2 x i64>, <2 x i64>* @llvm_mips_copy_u_d_ARG1
|
||
|
|
%1 = tail call i64 @llvm.mips.copy.u.d(<2 x i64> %0, i32 1)
|
||
|
|
store i64 %1, i64* @llvm_mips_copy_u_d_RES
|
||
|
|
ret void
|
||
|
|
}
|
||
|
|
|
||
|
|
declare i64 @llvm.mips.copy.u.d(<2 x i64>, i32) nounwind
|
||
|
|
|
||
|
|
; MIPS-ANY: llvm_mips_copy_u_d_test:
|
||
|
|
; MIPS32-DAG: lw [[R1:\$[0-9]+]], %got(llvm_mips_copy_u_d_ARG1)
|
||
|
|
; MIPS64-DAG: ld [[R1:\$[0-9]+]], %got_disp(llvm_mips_copy_u_d_ARG1)
|
||
|
|
; MIPS32-DAG: ld.w [[WS:\$w[0-9]+]], 0([[R1]])
|
||
|
|
; MIPS64-DAG: ld.d [[WS:\$w[0-9]+]], 0([[R1]])
|
||
|
|
; MIPS32-DAG: copy_s.w [[RD1:\$[0-9]+]], [[WS]][2]
|
||
|
|
; MIPS32-DAG: copy_s.w [[RD2:\$[0-9]+]], [[WS]][3]
|
||
|
|
; MIPS64-DAG: copy_s.d [[RD:\$[0-9]+]], [[WS]][1]
|
||
|
|
; MIPS32-DAG: lw [[RES:\$[0-9]+]], %got(llvm_mips_copy_u_d_RES)
|
||
|
|
; MIPS64-DAG: ld [[RES:\$[0-9]+]], %got_disp(llvm_mips_copy_u_d_RES)
|
||
|
|
; MIPS32-DAG: sw [[RD1]], 0([[RES]])
|
||
|
|
; MIPS32-DAG: sw [[RD2]], 4([[RES]])
|
||
|
|
; MIPS64-DAG: sd [[RD]], 0([[RES]])
|
||
|
|
; MIPS-ANY: .size llvm_mips_copy_u_d_test
|
||
|
|
;
|