llvm-for-llvmta/test/CodeGen/Mips/mips64-f128-call.ll

51 lines
1.1 KiB
LLVM
Raw Normal View History

2022-04-25 10:02:23 +02:00
; RUN: llc -march=mips64el -mcpu=mips64r2 < %s | FileCheck %s
@gld0 = external global fp128
@gld1 = external global fp128
; CHECK: foo0
; CHECK-DAG: sdc1 $f12, %lo(gld0)(${{[0-9]+}})
; CHECK-DAG: sdc1 $f13, 8(${{[0-9]+}})
define void @foo0(fp128 %a0) {
entry:
store fp128 %a0, fp128* @gld0, align 16
ret void
}
; CHECK: foo1
; CHECK-DAG: ldc1 $f12, %lo(gld0)(${{[0-9]+}})
; CHECK-DAG: ldc1 $f13, 8(${{[0-9]+}})
define void @foo1() {
entry:
%0 = load fp128, fp128* @gld0, align 16
tail call void @foo2(fp128 %0)
ret void
}
declare void @foo2(fp128)
; CHECK: foo3:
; CHECK: daddiu $[[R2:[0-9]+]], $[[R1:[0-9]+]], %lo(gld0)
; CHECK: sdc1 $f0, %lo(gld0)($[[R1]])
; CHECK: sdc1 $f2, 8($[[R2]])
; CHECK: daddiu $[[R3:[0-9]+]], ${{[0-9]+}}, %hi(gld1)
; CHECK: dsll $[[R4:[0-9]+]], $[[R3]], 16
; CHECK: ldc1 $f0, %lo(gld1)($[[R4]])
; CHECK: daddiu $[[R5:[0-9]]], $[[R4]], %lo(gld1)
; CHECK: ldc1 $f2, 8($[[R5]])
define fp128 @foo3() {
entry:
%call = tail call fp128 @foo4()
store fp128 %call, fp128* @gld0, align 16
%0 = load fp128, fp128* @gld1, align 16
ret fp128 %0
}
declare fp128 @foo4()