llvm-for-llvmta/test/CodeGen/MIR/NVPTX/expected-floating-point-lit...

25 lines
517 B
Plaintext
Raw Normal View History

2022-04-25 10:02:23 +02:00
# RUN: not llc -march=nvptx -mcpu=sm_20 -run-pass none -o /dev/null %s 2>&1 | FileCheck %s
--- |
define float @test(float %k) {
entry:
%0 = fadd float %k, 3.250000e+00
ret float %0
}
...
---
name: test
registers:
- { id: 0, class: float32regs }
- { id: 1, class: float32regs }
body: |
bb.0.entry:
%0 = LD_f32_avar 0, 4, 1, 2, 32, &test_param_0
; CHECK: [[@LINE+1]]:33: expected a floating point literal
%1 = FADD_rnf32ri %0, float 3
StoreRetvalF32 %1, 0
Return
...