llvm-for-llvmta/test/CodeGen/Hexagon/block-address.ll

37 lines
1000 B
LLVM
Raw Normal View History

2022-04-25 10:02:23 +02:00
; RUN: llc -march=hexagon < %s
; RUN: llc -march=hexagon -hexagon-small-data-threshold=0 < %s
; REQUIRES: asserts
@g0 = external global i8*
; Function Attrs: nounwind
define i32 @f0(i32 %a0, i32 %a1) #0 {
b0:
%v0 = load i8*, i8** @g0, align 4, !tbaa !0
br label %b1
b1: ; preds = %b1, %b0
%v1 = phi i8* [ %v0, %b0 ], [ %v5, %b1 ]
%v2 = phi i32 [ %a0, %b0 ], [ %v3, %b1 ]
%v3 = add nsw i32 %v2, 10
%v4 = tail call i32 @f1(i8* %v1, i8* blockaddress(@f0, %b1), i8* blockaddress(@f0, %b2)) #0
%v5 = load i8*, i8** @g0, align 4, !tbaa !0
indirectbr i8* %v5, [label %b1, label %b2]
b2: ; preds = %b1
%v6 = add nsw i32 %v2, 19
%v7 = add i32 %v2, 69
%v8 = add i32 %v7, %v3
%v9 = mul nsw i32 %v8, %v6
ret i32 %v9
}
declare i32 @f1(i8*, i8*, i8*)
attributes #0 = { nounwind }
!0 = !{!1, !1, i64 0}
!1 = !{!"any pointer", !2}
!2 = !{!"omnipotent char", !3}
!3 = !{!"Simple C/C++ TBAA"}