llvm-for-llvmta/test/CodeGen/AArch64/GlobalISel/combine-shl.mir

30 lines
1.0 KiB
Plaintext
Raw Normal View History

2022-04-25 10:02:23 +02:00
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -o - -mtriple=aarch64-unknown-unknown -run-pass=aarch64-prelegalizer-combiner -verify-machineinstrs %s | FileCheck %s
---
name: test_combine_shl_undef_x_s32
body: |
bb.1:
liveins: $w0
; CHECK-LABEL: name: test_combine_shl_undef_x_s32
; CHECK: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
; CHECK: $w0 = COPY [[C]](s32)
%0:_(s32) = COPY $w0
%1:_(s32) = G_IMPLICIT_DEF
%2:_(s32) = G_SHL %1(s32), %0(s32)
$w0 = COPY %2(s32)
...
---
name: test_combine_shl_undef_x_v2s32
body: |
bb.1:
liveins: $d0
; CHECK-LABEL: name: test_combine_shl_undef_x_v2s32
; CHECK: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
; CHECK: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x s32>) = G_BUILD_VECTOR [[C]](s32), [[C]](s32)
; CHECK: $d0 = COPY [[BUILD_VECTOR]](<2 x s32>)
%0:_(<2 x s32>) = COPY $d0
%1:_(<2 x s32>) = G_IMPLICIT_DEF
%2:_(<2 x s32>) = G_SHL %1(<2 x s32>), %0(<2 x s32>)
$d0 = COPY %2(<2 x s32>)
...