35 lines
1.4 KiB
ArmAsm
35 lines
1.4 KiB
ArmAsm
|
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
|
||
|
|
# RUN: llvm-mca -march=aarch64 -mcpu=exynos-m3 -iterations=1 -scheduler-stats -resource-pressure=false -instruction-info=false < %s | FileCheck %s -check-prefixes=ALL,M3
|
||
|
|
# RUN: llvm-mca -march=aarch64 -mcpu=exynos-m4 -iterations=1 -scheduler-stats -resource-pressure=false -instruction-info=false < %s | FileCheck %s -check-prefixes=ALL,M4
|
||
|
|
# RUN: llvm-mca -march=aarch64 -mcpu=exynos-m5 -iterations=1 -scheduler-stats -resource-pressure=false -instruction-info=false < %s | FileCheck %s -check-prefixes=ALL,M5
|
||
|
|
|
||
|
|
b main
|
||
|
|
|
||
|
|
# ALL: Iterations: 1
|
||
|
|
# ALL-NEXT: Instructions: 1
|
||
|
|
# ALL-NEXT: Total Cycles: 2
|
||
|
|
# ALL-NEXT: Total uOps: 1
|
||
|
|
|
||
|
|
# M3: Dispatch Width: 6
|
||
|
|
# M3-NEXT: uOps Per Cycle: 0.50
|
||
|
|
# M3-NEXT: IPC: 0.50
|
||
|
|
# M3-NEXT: Block RThroughput: 0.2
|
||
|
|
|
||
|
|
# M4: Dispatch Width: 6
|
||
|
|
# M4-NEXT: uOps Per Cycle: 0.50
|
||
|
|
# M4-NEXT: IPC: 0.50
|
||
|
|
# M4-NEXT: Block RThroughput: 0.2
|
||
|
|
|
||
|
|
# M5: Dispatch Width: 6
|
||
|
|
# M5-NEXT: uOps Per Cycle: 0.50
|
||
|
|
# M5-NEXT: IPC: 0.50
|
||
|
|
# M5-NEXT: Block RThroughput: 0.2
|
||
|
|
|
||
|
|
# ALL: Schedulers - number of cycles where we saw N micro opcodes issued:
|
||
|
|
# ALL-NEXT: [# issued], [# cycles]
|
||
|
|
# ALL-NEXT: 0, 1 (50.0%)
|
||
|
|
# ALL-NEXT: 1, 1 (50.0%)
|
||
|
|
|
||
|
|
# ALL: Scheduler's queue usage:
|
||
|
|
# ALL-NEXT: No scheduler resources used.
|