llvm-for-llvmta/test/TableGen/usevalname.td

25 lines
401 B
TableGen
Raw Permalink Normal View History

2022-04-25 10:02:23 +02:00
// RUN: llvm-tblgen %s | FileCheck %s
// XFAIL: vg_leak
class Instr<list<dag> pat> {
list<dag> Pattern = pat;
}
class Reg {
int a = 3;
}
def VR128 : Reg;
def mem_frag;
def set;
def addr;
def shufp : Reg;
multiclass shuffle<Reg RC> {
def rri : Instr<[(set RC:$dst, (shufp:$src3
RC:$src1, RC:$src2))]>;
}
// CHECK: shufp:src3
defm ADD : shuffle<VR128>;