28 lines
1.1 KiB
ArmAsm
28 lines
1.1 KiB
ArmAsm
|
// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sve 2>&1 < %s| FileCheck %s
|
||
|
|
|
||
|
|
tbl z0.h, z0.h, z0.b
|
||
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
|
||
|
|
// CHECK-NEXT: tbl z0.h, z0.h, z0.b
|
||
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
||
|
|
|
||
|
|
tbl { z0.h }, z0.h, z0.h
|
||
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: vector register expected
|
||
|
|
// CHECK-NEXT: tbl { z0.h }, z0.h, z0.h
|
||
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
||
|
|
|
||
|
|
|
||
|
|
// --------------------------------------------------------------------------//
|
||
|
|
// Negative tests for instructions that are incompatible with movprfx
|
||
|
|
|
||
|
|
movprfx z31.d, p0/z, z6.d
|
||
|
|
tbl z31.d, { z31.d }, z31.d
|
||
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: instruction is unpredictable when following a movprfx, suggest replacing movprfx with mov
|
||
|
|
// CHECK-NEXT: tbl z31.d, { z31.d }, z31.d
|
||
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
||
|
|
|
||
|
|
movprfx z31, z6
|
||
|
|
tbl z31.d, { z31.d }, z31.d
|
||
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: instruction is unpredictable when following a movprfx, suggest replacing movprfx with mov
|
||
|
|
// CHECK-NEXT: tbl z31.d, { z31.d }, z31.d
|
||
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|